參數(shù)資料
型號: M5-320/160-7YC
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 38/42頁
文件大?。?/td> 0K
描述: IC CPLD ISP 320MC 160IO 208PQFP
標(biāo)準(zhǔn)包裝: 24
系列: MACH® 5
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
宏單元數(shù): 320
輸入/輸出數(shù): 160
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤
MACH 5 Family
5
Product-Term Array and Logic Allocator
The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs
(plus their complements) and 64 product terms arranged in 16
clusters. A cluster is a sum-of-products
function with either 3 of 4 product terms.
Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or
four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product
terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation
and/or polarity control.
The
wide logic allocator is comprised of all 16 of the individual logic allocators and acts as an output switch
matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the
MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass
through the logic array.
Table 4. Product Term Steering Options for PT Clusters and Macrocells
Macrocell
Available Clusters
Macrocell
Available Clusters
M0
C0, C1, C2, C3, C4
M8
C5, C6, C7, C8, C9, C10, C11, C12
M1
C0, C1, C2, C3, C4, C5
M9
C6, C7, C8, C9, C10, C11, C12, C13
M2
C0, C1, C2, C3, C4, C5, C6
M10
C7, C8, C9, C10, C11, C12, C13, C14
M3
C0, C1, C2, C3, C4, C5, C6, C7
M11
C8, C9, C10, C11, C12, C13, C14, C15
M4
C0, C1, C2, C3, C4, C5, C6, C7
M12
C8, C9, C10, C11, C12, C13, C14, C15
M5
C1, C2, C3, C4, C5, C6, C7, C8
M13
C9, C10, C11, C12, C13, C14, C15
M6
C2, C3, C4, C5, C6, C7, C8, C9
M14
C10, C11, C12, C13, C14, C15
M7
C3, C4, C5, C6, C7, C8, C9, C10
M15
C11, C12, C13, C14, C15
Block
Interconnect
Interconnect Feeder
Block
Feeder
32
I/Os
16
2
Macrocells
Logic
Alocator
Control Generator
OE Generator
Product-term
Array
32
Input Register
Path
2
Local
Feedback
20446G-002
Figure 2. PAL Block Structure
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關(guān)PDF資料
PDF描述
ACB30DHAD CONN EDGECARD 60POS R/A .050 DIP
DEBF33D472ZA2B CAP CER 4700PF 2KV RADIAL
PQ1X501M2ZPH IC REG LDO 5V .15A SOT-23-5
M5-320/160-10YI IC CPLD ISP 320MC 160IO 208PQFP
ISPLSI 1048C-50LQ IC PLD ISP 96I/O 22NS 128PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M53-20171HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20171VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20190HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20190VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20350HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors