- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19605 > M5-384/160-12YI (Lattice Semiconductor Corporation)IC CPLD ISP 384MC 160IO 208PQFP PDF資料下載
參數(shù)資料
| 型號： | M5-384/160-12YI |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 39/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD ISP 384MC 160IO 208PQFP |
| 標準包裝： | 24 |
| 系列： | MACH® 5 |
| 可編程類型： | 系統(tǒng)內可編程 |
| 最大延遲時間 tpd(1)： | 12.0ns |
| 電壓電源 - 內部： | 4.5 V ~ 5.5 V |
| 宏單元數(shù)： | 384 |
| 輸入/輸出數(shù)： | 160 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁
6
MACH 5 Family
Macrocells
The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial,
registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R
operation through the use of the XOR gate associated with each macrocell.
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use
this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12,
respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be
re-directed through the logic allocator to another macrocell. The
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for
macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried”
macrocells to drive device logic via the matrix.
Control Generator
The control generator provides four configurable clock lines and three configurable set/reset lines to each
macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently
selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin)
clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four
global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive
or negative edge clocking is available as well as advanced clocking features such as
complementary and
biphase clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is
useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and
negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:
Clock Line 0 Options
◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
◆ Product-term clock (A*B*C)
◆ Sum-term clock (A+B+C)
Clock Line 1 Options
◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
◆ Global clock (0, 1, 2, or 3) with negative edge clock enable
Logic
Allocator
5-8
Clusters/
MC
Prog. Polarity
Mode
Selection
Control
Bus
Macrocell
D
Q
20446G-003
Figure 3. Macrocell Diagram
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關PDF資料 |
PDF描述 |
|---|---|
| PQ12RD11J00H | IC REG LDO 12V 1A TO-220 |
| DEBB33A332KA2B | CAP CER 3300PF 1KV 10% RADIAL |
| M5-384/160-10YC | IC CPLD ISP 384MC 160IO 208PQFP |
| VI-B5K-CX-B1 | CONVERTER MOD DC/DC 40V 75W |
| ACB30DHAN | CONN EDGECARD 60POS R/A .050 DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M5386 | 制造商:Tamura Corporation of America 功能描述: |
| M-538CT | 制造商:NEC 制造商全稱:NEC 功能描述:DC Line Fileters |
| M539 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Drivers for GaAs FET MMIC Switches and Digital Attenuators |
| M5390 NC001 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 18AWG NC 1000' |
| M5390 NC002 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 18AWG NC 500' |
發(fā)布緊急采購，3分鐘左右您將得到回復。