- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359071 > M50LPW080N1TG (意法半導(dǎo)體) 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M50LPW080N1TG |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| 中文描述： | 8兆1兆× 8，統(tǒng)一座3V電源低引腳數(shù)快閃記憶體 |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 641K |
| 代理商： | M50LPW080N1TG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
21/44
M50LPW080
LOW PIN COUNT (LPC) INTERFACE CONFIGURATION REGISTERS
When the Low Pin Count Interface is selected sev-
eral additional registers can be accessed. These
registers control the protection status of the Blocks
and read the General Purpose Input pins. See
Ta-
ble 12.
for an example of the Register Configura-
tion map, valid for the boot memory, i.e. ID0-ID1
floating or driven L
OW
, V
IL
and A20-A21 set to ‘1’.
Table 12. Low Pin Count Register Configuration Map
(1)
Note: 1. This map is referred to the boot memory (ID0-ID1 floating or driven, L
OW
, V
IL
and A20-A21 set to ‘1’).
Lock Registers
The Lock Registers control the protection status of
the Blocks. Each Block has its own Lock Register.
Three bits within each Lock Register control the
protection of each block, the Write Lock Bit, the
Read Lock Bit and the Lock Down Bit.
The Lock Registers can be read and written,
though care should be taken when writing as, once
the Lock Down Bit is set, ‘1’, further modifications
to the Lock Register cannot be made until cleared,
to ‘0’, by a reset or power-up.
See
Table 13.
for details on the bit definitions of
the Lock Registers.
Write Lock.
The Write Lock Bit determines
whether the contents of the Block can be modified
(using the Program or Block Erase Command).
When the Write Lock Bit is set, ‘1’, the block is
write protected; any operations that attempt to
change the data in the block will fail and the Status
Register will report the error. When the Write Lock
Bit is reset, ‘0’, the block is not write protected
through the Lock Register and may be modified
unless write protected through some other means.
When V
PP
is less than V
PPLK
all blocks are pro-
tected and cannot be modified, regardless of the
state of the Write Lock Bit. If Top Block Lock, TBL,
is Low, V
IL
, then the Top Block (Block 15) is write
protected and cannot be modified. Similarly, if
Write Protect, WP, is Low, V
IL
, then the Main
Blocks (Blocks 0 to 14) are write protected and
cannot be modified.
After power-up or reset the Write Lock Bit is al-
ways set to ‘1’ (write protected).
Read Lock.
The Read Lock bit determines
whether the contents of the Block can be read
(from Read mode). When the Read Lock Bit is set,
‘1’, the block is read protected; any operation that
attempts to read the contents of the block will read
00h instead. When the Read Lock Bit is reset, ‘0’,
read operations in the Block return the data pro-
grammed into the block as expected.
After power-up or reset the Read Lock Bit is al-
ways reset to ‘0’ (not read protected).
Mnemonic
Register Name
Memory
Address
Default
Value
Access
T_BLOCK_LK
Top Block Lock Register (Block 15)
FFBF0002h
01h
R/W
T_MINUS01_LK
Top Block [-1] Lock Register (Block 14)
FFBE0002h
01h
R/W
T_MINUS02_LK
Top Block [-2] Lock Register (Block 13)
FFBD0002h
01h
R/W
T_MINUS03_LK
Top Block [-3] Lock Register (Block 12)
FFBC0002h
01h
R/W
T_MINUS04_LK
Top Block [-4] Lock Register (Block 11)
FFBB0002h
01h
R/W
T_MINUS05_LK
Top Block [-5] Lock Register (Block 10)
FFBA0002h
01h
R/W
T_MINUS06_LK
Top Block [-6] Lock Register (Block 9)
FFB90002h
01h
R/W
T_MINUS07_LK
Top Block [-7] Lock Register (Block 8)
FFB80002h
01h
R/W
T_MINUS08_LK
Top Block [-8] Lock Register (Block 7)
FFB70002h
01h
R/W
T_MINUS09_LK
Top Block [-9] Lock Register (Block 6)
FFB60002h
01h
R/W
T_MINUS10_LK
Top Block [-10] Lock Register (Block 5)
FFB50002h
01h
R/W
T_MINUS11_LK
Top Block [-11] Lock Register (Block 4)
FFB40002h
01h
R/W
T_MINUS12_LK
Top Block [-12] Lock Register (Block 3)
FFB30002h
01h
R/W
T_MINUS13_LK
Top Block [-13] Lock Register (Block 2)
FFB20002h
01h
R/W
T_MINUS14_LK
Top Block [-14] Lock Register (Block 1)
FFB10002h
01h
R/W
T_MINUS15_LK
Top Block [-15] Lock Register (Block 0)
FFB00002h
01h
R/W
GPI_REG
General Purpose Input Register
FFBC0100h
N/A
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW080N1 | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N1G | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N1T | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N5T | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N | 8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50LPW080N5 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N5G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW080N5TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW116 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。