- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377830 > M52D16161A (Elite Semiconductor Memory Technology Inc.) 512K x 16Bit x 2Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | M52D16161A |
| 廠商： | Elite Semiconductor Memory Technology Inc. |
| 英文描述： | 512K x 16Bit x 2Banks Synchronous DRAM |
| 中文描述： | 為512k × 16Bit的X 2Banks同步DRAM |
| 文件頁數(shù)： | 4/29頁 |
| 文件大?。?/td> | 771K |
| 代理商： | M52D16161A |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
ES MT
M52D16161A
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Apr. 2007
Revision
:
1.5
4/29
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, T
A
= 0
C
°
~ 70
C
°
)
Version
Parameter
Symbol
Test Condition
CAS
Latency
-10
-15
Unit Note
Operating Current
(One Bank Active)
I
CC1
Burst Length = 1
t
RC
≥
t
RC
(min), t
CC
≥
t
CC
(min), I
OL
= 0mA
15
20
mA
1
I
CC2P
CKE
≤
V
IL
(max), t
CC
=15ns
0.12
mA
Precharge Standby
Current in power-down
mode
I
CC2PS
CKE
≤
V
IL
(max), CLK
≤
V
IL
(max), t
CC
=
∞
0.1
mA
I
CC2N
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 30ns
5.5
mA
Precharge Standby
Current in non
power-down mode
I
CC2NS
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
1
mA
I
CC3P
CKE
≤
V
IL
(max), t
CC
=15ns
1.5
Active Standby Current
in power-down mode
I
CC3PS
CKE
≤
V
IL
(max), CLK
≤
V
IL
(max), t
CC
=
∞
1
mA
I
CC3N
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 30ns
10
mA
Active Standby Current
in non power-down
mode
(One Bank Active)
I
CC3NS
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
5
mA
Operating Current
(Burst Mode)
Refresh Current
I
CC4
I
OL
= 0Ma, Page Burst
All Band Activated, tCCD = tCCD (min)
25
20
mA
1
I
CC5
t
RC
≥
t
RC
(min)
25
20
mA
2
TCSR range
45
70
45
70
C
°
2 Banks
50
75
50
75
1 Bank
45
65
45
65
1/2 Bank
40
55
40
55
Self Refresh Current
I
CC6
CKE
≤
0.2V
1/4 Bank
35
45
35
45
uA
Deep Power Down
Current
I
CC7
CKE
≤
0.2V
10
uA
Note:
1.Measured with outputs open. Addresses are changed only one time during t
CC
(min).
2.Refresh period is 32ms. Addresses are changed only one time during t
CC
(min).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M52D16161A-10BG | 512K x 16Bit x 2Banks Synchronous DRAM |
| M52D16161A-10TG | 512K x 16Bit x 2Banks Synchronous DRAM |
| M52D32162A | 1M x 16Bit x 2Banks Synchronous DRAM |
| M52D32162A-10BG | 1M x 16Bit x 2Banks Synchronous DRAM |
| M52D32162A-10TG | 1M x 16Bit x 2Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M52D16161A_09 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Mobile Synchronous DRAM |
| M52D16161A_1 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Mobile Synchronous DRAM |
| M52D16161A-10BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Synchronous DRAM |
| M52D16161A-10BIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Mobile Synchronous DRAM |
| M52D16161A-10TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。