- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377830 > M52S128168A-10BG (ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC) 1M x 16 Bit x 4 Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | M52S128168A-10BG |
| 廠商： | ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| 中文描述： | 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54 |
| 封裝： | 8 X 8 MM, LEAD FREE, FBGA-54 |
| 文件頁數(shù)： | 41/47頁 |
| 文件大?。?/td> | 1213K |
| 代理商： | M52S128168A-10BG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ES MT
Preliminary
M52S128168A
Elite Semiconductor Memory Technology Inc.
Revision
:
1.0
Publication Date
:
May. 2007
41/47
Write interrupted by Precharge Command & Write Burst Stop Cycle @ Burst Length = Full page
*Note : 1. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by
AC parameter of t
RDL
.
DQM at write interrupted by precharge command is needed to prevent invalid write.
DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input
data after Row precharge cycle will be masked internally.
2. Burst stop is valid at every burst length.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M52S128168A-10TG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M52S128168A-7.5BG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M52S128168A-7.5TG | 1M x 16 Bit x 4 Banks Synchronous DRAM |
| M52S16161A | 512K x 16Bit x 2Banks Synchronous DRAM |
| M52S16161A-10BG | 512K x 16Bit x 2Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M52S128168A-10TG | 制造商:ELITE SEMICONDUCTOR 功能描述:SDRAM 128MB 2.5V 100MHZ TSOPII54 |
| M52S128168A-7.5BG | 制造商:ELITE SEMICONDUCTOR 功能描述:SDRAM 128MB 2.5V 133MHZ FBGA54 制造商:ELITE SEMICONDUCTOR 功能描述:SDRAM, 128MB, 2.5V, 133MHZ, FBGA54 制造商:ELITE SEMICONDUCTOR 功能描述:DRAM IC; Page Size:128MB; Memory Case Style:FBGA; No. of Pins:54; IC Interface Type:Parallel; Operating Temperature Min:0C; Operating Temperature Max:70C; Filter Terminals:Surface Mount; Frequency:133MHz; Interface Type:Parallel ;RoHS Compliant: Yes |
| M52S128168A-7.5TG | 制造商:ELITE SEMICONDUCTOR 功能描述:SDRAM 128MB 2.5V 133MHZ TSOPII54 |
| M52S128168A-7BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM |
| M52S128168A-7TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。