- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370991 > M65676FP (Mitsubishi Electric Corporation) DIGITAL NTSC/PAL ENCODER PDF資料下載
參數(shù)資料
| 型號(hào)： | M65676FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | DIGITAL NTSC/PAL ENCODER |
| 中文描述： | 數(shù)字的NTSC / PAL編碼器 |
| 文件頁(yè)數(shù)： | 10/17頁(yè) |
| 文件大?。?/td> | 83K |
| 代理商： | M65676FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
MITSUBISHI ICs (TV)
M65675FP/M65676FP
DIGITAL NTSC/PAL ENCODER
10
PRELIMINARY
Notice:This is not a final specification.
Some parametric limits are subject to change.
Y and C Mixing Circuit
The analog outputs of D-A converters are filtered and then input to
the M65675FP again. The Y and C signals, whose maximum
amplitude is 0.6V
P-P
, are combined and the resulting composite
signal (CVBS) is output. The maximum amplitude of CVBS output is
1.2V
P-P
.
6-dB Amplifier
The M65675FP has three 6-dB amplifiers. The maximum input is
0.6V
P-P
and the resulting maximum output will be 1.24V
P-P
. The
maximum drivability and band width are 1mA and 6MHz,
respectively.
Operating Description
Initialize
After power-on, the M65675FP/M65676FP has two different
initialize sequences in the master and slave modes, respectively.
In the master mode, the internal registers are initialized responding
to the reset signal. After reset, the serial registers are set to the
default data and an internal control clock (13.5MHz) is generated
from the system clock.
In the slave mode, the internal registers are initialized the same as
in the master mode. The serial registers are set up to the default
data and the system clock generates the internal control clock (13.5
MHz) in the synchronization with the trailing edge of the horizontal
sync signal (H-sync), after reset. (Referring to Fig. 5)
In case the serial registers are set up to data other than the default
ones, the data should be renewed according to the I
2
C bus format
in both the master and slave modes, after reset.
·
In the master mode
ò
·
In the slave mode
ò
System clock
(27.0MHz)
Reset
H-sync
Generation starting timing
of reference clock
Generation starting timing
of reference clock
System clock
(27.0MHz)
Reset
H-sync
Fig. 5 GENERATION STARTING TIMING OF INTERNAL REFERENCE CLOCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M65677FP | DIGITAL NTSC/PAL ENCODER |
| M65727FP | MPEG2 MOTION ESTIMATION LSI |
| M65824FP | SIGNAL PROCESSOR FOR CD PLAYER WITH BUILT-IN D/A |
| M65824AFP | CD PLAYER DIGITAL SIGNAL PROCESSOR WITH BUILT-IN DAC |
| M65849BFP | SINGLE CHIP SURROUND PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M65677FP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:Digital NTSC/PAL Encoder |
| M65-70-65 | 制造商:PREMO 制造商全稱(chēng):PREMO CORPORATION S.L 功能描述:High Energy Storage Chokes for Inverter Applications |
| M65720002 | 制造商:Molex 功能描述: 制造商:Woodhead Molex 功能描述: |
| M65727FP | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:MPEG2 MOTION ESTIMATION LSI |
| M65761FP | 制造商:Mitsubishi Electric 功能描述:SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。