- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359091 > M7020R-050ZA1T (意法半導(dǎo)體) CAP TANT 22UF 10V 20% POLY SMD PDF資料下載
參數(shù)資料
| 型號(hào)： | M7020R-050ZA1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CAP TANT 22UF 10V 20% POLY SMD |
| 中文描述： | 32K的× 68位進(jìn)入網(wǎng)絡(luò)搜索引擎 |
| 文件頁(yè)數(shù)： | 122/150頁(yè) |
| 文件大?。?/td> | 996K |
| 代理商： | M7020R-050ZA1T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)當(dāng)前第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
M7020R
122/150
DEPTH-CASCADING
The search engine application can depth-cascade
the device to various table sizes of different widths
(e.g., 68-bit, 136-bit, and 272-bit configurations).
The devices perform all the necessary arbitration
to decide which device drives the SRAM Bus. The
latency of the searches increases as the table size
increases while the search rate remains constant.
Depth-Cascading Up to Eight Devices (One
Block)
Figure 90, page 123 shows how up to eight devic-
es can cascade to form a 256K x68, 128K x136, or
64K x272 bit table. It also shows the interconnec-
tion between the devices for depth-cascading.
Each Search Engine asserts the LHO[1] and
LHO[0] signals to inform downstream devices of
its result. The LHI[6:0] signals for a device are con-
nected to LHO signals of the upstream devices.
The host ASIC must program the TLSZ to ’01’ for
each of up to eight devices in a block. Only a single
device drives the SRAM Bus in any single cycle.
Depth-Cascading Up to 31 Devices (4 Blocks)
Figure 91, page 124 shows how to cascade up to
four blocks. Each block contains up to eight
M7020Rs (except the last block) and the intercon-
nection within each is shown in Figure 90, page
123.
Note:
The interconnection between blocks for
depth-cascading is important. For each SEARCH,
a block asserts BHO[2], BHO[1], and BHO[0]. The
BHO[2:0] signals for a block are the signals taken
only from the last device in the block. For all other
devices within that block, these signals stay open
and floating. The host ASIC must program the ta-
ble size (TLSZ) field to ’10’ in each of the devices
for cascading up to 31 devices (in up to four
blocks).
Depth-Cascading to Generate a “FULL” Signal
Bit[0] of each of the 68-bit entries is designated as
a special bit (1 = occupied; 0 = empty). For each
LEARN or PIO WRITE to the data array, each de-
vice asserts FULO[1] and FULO[0] if it does not
have any empty locations (see Figure 92, page
125).
Each device combines the FULO signals from the
devices above it with its own “full” status to gener-
ate a FULL signal that gives the “full” status of the
table up to the device asserting the FULL signal.
Figure 92, page 125 shows the hardware connec-
tion diagram for generating the FULL signal that
goes back to the ASIC. In a depth-cascaded block
of up to eight devices, the FULL signal from the
last device should be fed back to the ASIC control-
ler to indicate the fullness of the table. The FULL
signal of the other devices should be left open.
Note:
The LEARN instruction is supported for only
up to eight devices, whereas FULL cascading is
allowed only for one block in tables containing
more than eight devices. In tables for which a
LEARN Instruction is not going to be used, the
Bit[0] of each 68-bit entry should always be set to
'1.'
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M7020R-066ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M72DW64000B | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B70ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M7020R-066ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M702-230442 | 功能描述:火線接頭 IEEE 1394 SMT 4P HORIZONTAL RoHS:否 制造商:Molex 產(chǎn)品:IEEE 1394 Firewire Connectors 標(biāo)準(zhǔn):IEEE 1394 位置/觸點(diǎn)數(shù)量:6 節(jié)距:2 mm 觸點(diǎn)電鍍:Unplated 觸點(diǎn)材料:Phosphor Bronze 型式:Female 電流額定值:0.5 A 安裝風(fēng)格:Through Hole 端接類(lèi)型:Solder Tab 連接器類(lèi)型:Firewire Receptacle |
| M702-230642 | 功能描述:火線接頭 IEEE 1394 SMT 6P HORIZONTAL RoHS:否 制造商:Molex 產(chǎn)品:IEEE 1394 Firewire Connectors 標(biāo)準(zhǔn):IEEE 1394 位置/觸點(diǎn)數(shù)量:6 節(jié)距:2 mm 觸點(diǎn)電鍍:Unplated 觸點(diǎn)材料:Phosphor Bronze 型式:Female 電流額定值:0.5 A 安裝風(fēng)格:Through Hole 端接類(lèi)型:Solder Tab 連接器類(lèi)型:Firewire Receptacle |
| M7023 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。