參數(shù)資料
型號: M95160-W
廠商: 意法半導體
元件分類: DRAM
英文描述: 16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock
中文描述: 16千位和8千位串行SPI高速時鐘總線的EEPROM
文件頁數(shù): 20/45頁
文件大?。?/td> 270K
代理商: M95160-W
Instructions
M95160, M95080
20/45
6.4
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status
Register. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded and
executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code and the data byte on Serial Data Input (D). The instruction is
terminated by driving Chip Select (S) High at a byte boundary of the input data. The self-
timed Write cycle then starts, and continues for a period t
W
(as specified in
Table 19
,
Table 20
,
Table 21
,
Table 22
and
Table 23
), at the end of which the Write in Progress (WIP)
bit is reset to 0. The instruction sequence is shown in
Figure 10.
The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the
Status Register. b6, b5 and b4 are always read as 0.
Chip Select (S) must be driven High after the rising edge of Serial Clock (C) that latches in
the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise,
the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (S) is
driven High, the self-timed Write Status Register cycle (whose duration is t
W
) is initiated.
While the Write Status Register cycle is in progress, the Status Register may still be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Write Status Register cycle, and is 0 when it is completed. When the
cycle is completed, the Write Enable Latch (WEL) is reset.
The Write Status Register (WRSR) instruction allows the user to change the values of the
Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-
only, as defined in
Table 5.
The Write Status Register (WRSR) instruction also allows the user to set or reset the Status
Register Write Disable (SRWD) bit in accordance with the Write Protect (W) signal. The
Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to
be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR)
instruction is not executed once the Hardware Protected Mode (HPM) is entered.
The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0)
bits are frozen at their current values from just before the start of the execution of Write
Status Register (WRSR) instruction. The new, updated, values take effect at the moment of
completion of the execution of Write Status Register (WRSR) instruction.
相關PDF資料
PDF描述
M95128-MN6TPV 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-DW3GP 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-DW3GV 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-DW3PP 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-DW3PV 128 Kbit Serial SPI bus EEPROM with high speed clock
相關代理商/技術參數(shù)
參數(shù)描述
M95160-W_12 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-Kbit serial SPI bus EEPROM with high-speed clock
M95160-WBN1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock
M95160-WBN3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock
M95160-WBN3T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock
M95160-WBN5T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock