參數(shù)資料
型號(hào)： MA17502
廠商： Dynex Semiconductor Ltd.
英文描述： Radiation Hard MIL-STD-1750A Control Unit
中文描述： 輻射硬的MIL - STD - 1750A控制單元
文件頁(yè)數(shù)： 4/30頁(yè)
文件大?。?/td> 272K
代理商： MA17502
MA17502
4/30
3.0 INTERFACE SIGNALS
All signal definitions are shown in Table 1. In addition, each
of these functions is provided with Electrostatic Discharge
(ESD) protection diodes. All unused inputs must be held to their
inactive state via a connection to VDD or GND.
Throughout this data sheet, active low signals are denoted
by either a bar over the signal name or by following the name
with an “N” suffix. e.g. HOLDN. Referenced signals that are not
found on the MA17502 are preceded by the originating chip’s
functional acronym in parentheses, e.g. (IU)DMAKN.
A description of each pin function, grouped according to
functional interface, follows. The function acronym is presented
first, followed by its definition, its type, and its detailed
description. Function type is either input, output, high
impedance (Hi-Z), or a combination thereof. Timing
characteristics of each of the functions described are provided
in Section 6.0.
3.1 POWER INTERFACE
The power interface consists of a single 5V VDD connection
and two common GND connections.
3.2 CLOCKS
The clock interface, discussed below, is the means by
which the synchronous, microcoded operation of the MAS281
is driven.
3.2.1 Precharge Clock (CLKPCN)
Input. The MA17501 Execution Unit (EU), generates the
CLKPCN signal for the Control Unit. The Control Unit uses this
signal for most of its internal sequencing. During the low phase
of CLKPCN, the internal M Bus is precharged to the high state
to accelerate its response.
The normal CLKPCN period is defined by five OSC cycles
(two cycles low and three cycles high). When a microcode
branch is indicated by the EU, the low state of CLKPCN is
extended to three OSC cycles. During execution of Interrupt
Unit decoded XlO and microcode commands, the high state of
CLKPCN is extended to four OSC cycles. Also, during external
bus cycles, RDYN may be used to cause the EU to prolong the
high state of CLKPCN to greater than three OSC cycles; this
allows the MAS281 chip set to interface with slower external
memory or input/output devices.
During DMA ((IU)DMAKN is low) or Hold ((EU)HLDAKN is
low), CLKPCN will remain low until the CPU takes control
again.
3.2.2 Phase 2 Clock (CLK02N)
Input. The MA17501 generates the CLK02N signal for the
Control Unit. The CU then uses this signal, in conjunction with
CLKPCN, to control the distribution of microcode on the M Bus.
CLK02N is used to multiplex the 40-bit microcode instruction
into two 20-bit words (
μ
W1 and
μ
W2). The high-to-low edge of
CLK02N switches
μ
W1 (bits 39 through 20) off the M Bus while
switching
μ
W2 (bits 19 through 0) onto the M Bus.
The normal CLK02N period is defined by five OSC cycles
(one cycle low, three cycles high, one cycle low). When a
microcode branch is indicated by the EU, the high state of
CLK02N is extended to four cycles. During execution of
Interrupt Unit decoded XIO and microcode commands, the
trailing low state of CLK02N is extended to two OSC cycles.
Also, during external bus cycles, RDYN may be used to cause
the EU to prolong the CLK02N trailing low state to greater than
one OSC cycle; this allows the MAS281 chip set to interface
with slower external memory or inpuVoutput devices.
During DMA ((IU)DMAKN is low) or Hold ((EU)HLDAKN is
low), CLKPCN will remain low until the CPU takes control
again.
3.3 BUSES
The following is a discussion of the communication buses
connecting the three-chip set. The AD Bus and M Bus are
mainly operand transfer buses, while the CC Bus is strictly for
providing microcode addresses to auxiliary CUs.
3.3.1 Address/Data Bus (AD Bus)
Input. These signals comprise the multiplexed address and
data bus. During external bus operations, the AD bus
accommodates the transfer of instructions, from memory and
l/O ports, to the MA17502. During internal bus operations, the
AD bus provides additional data to the Control Unit from the
Execution Unit. AD00 is the most significant bit position and
AD15 is the least significant bit position of both the 16-bit data
and 16-bit address. A high on this bus corresponds to a logic 1
and a low corresponds to a logic 0. lnformation on the AD Bus is
clocked into the CU by the high-to-low transition of CLKPCN.
3.3.2 Microcode Bus (M Bus)
Input/Output/Hi-z. The M Bus is the 20-bit multiplexed
microcode bus. The 40-bit microcode instruction is multiplexed
onto the M Bus as two 20-bit words (
μ
W1 and
μ
W2). The first
half of the microcode word,
μ
W1 (bits 39 through 20), is
assured valid on the high-to-low transition of CLK02N and
μ
W2
(bits 19 through 0) is assured valid on the high-to-low transition
of CLKPCN. M00 corresponds to microcode bit 0 (
μ
W1) or 20
(
μ
W2) while M19 corresponds to microcode bit 19 (
μ
W1) or 39
(
μ
W2). A high level indicates a logic 1 and a low level indicates
a logic 0. A high level on CS allows the Control Unit to distribute
microcode over this bus, a low level places the bus in the high
impedance state.
During DMA or Hold states, CLKPCN is held low, thus
holding the internal M bus in the precharged state. Precharging
the internal M Bus forces the 20 bits of the external M Bus low.
3.3.3 Microcode Address Bus (CC Bus)
Input/Output/Hi-Z. The CC bus is provided for future
expansion and is left unconnected.
3.4 SEQUENCER CONTROL
The following is a discussion of the microsequencer control
input signals. These signals support chip set functions that
require microcode branching based on the results of operations
performed in the Execution or Interrupt Units.
3.4.1 Interrupt Request (IRN)
Input. A low on this input directs the CU to service pending
interrupt requests latched by the Interrupt Unit (IU). Upon
completion of the currently executing MIL-STD-1750A
instruction, the CU checks the IRN input. If IRN is low, then the
CU sequencer will branch to the microcoded interrupt service
routine; else the next MIL-STD-1750A instruction is mapped to
its microcode routine. The microcoded interrupt service routine
相關(guān)PDF資料
PDF描述
MA17503 Radiation Hard MIL-STD-1750A Interrupt Unit
MA1916 Radiation Hard Reed-Solomon & Convolution Encoder
MA28139 OBDH Bus Terminal
MA28140 Packet Telecommand Decoder
MA28151 Radiation hard Programmable Communication Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MA17503 制造商:DYNEX 制造商全稱(chēng):Dynex Semiconductor 功能描述:Radiation Hard MIL-STD-1750A Interrupt Unit
MA1751E12B1+6-FSR-EM 制造商:Mechatronics Fan Group 功能描述:
MA1751E12B-FSR 功能描述:FAN AXIAL 172X150X51MM 12VDC 制造商:mechatronics fan group 系列:MA1751 零件狀態(tài):有效 電壓 - 額定:12VDC 大小/尺寸:矩形/圓形 - 172mm 長(zhǎng) x 150mm 高 寬度:50.80mm 氣流:269.2 CFM(7.62m3/min) 靜壓力:0.670 英寸水柱（166.9 Pa） 軸承類(lèi)型:滾珠 風(fēng)扇類(lèi)型:管軸式 特性:- 噪聲:61 dB（A） 功率（W）:- RPM:3150 RPM 端接:2 引線 侵入防護(hù):- 工作溫度:- 認(rèn)可:UL 額定電流:2.2A 電壓范圍:- 材料 - 框架:鋁 材料 - 刀片:聚對(duì)苯二甲酸丁二酯（PBT） 重量:1.6 磅（725.7g） 標(biāo)準(zhǔn)包裝:20
MA1751E24B-FSR 功能描述:AXIAL FAN 172X150X51MM 24VDC 制造商:mechatronics fan group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
MA1751E48B2-FSR-TTL 功能描述:AXIAL FAN 172X150X51MM 48VDC LOC 制造商:mechatronics fan group 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*