- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2007 > MAX105ECS+T (Maxim Integrated Products)IC ADC 6BIT 800MSPS DL 80TQFP PDF資料下載
參數(shù)資料
| 型號： | MAX105ECS+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/21頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 6BIT 800MSPS DL 80TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1,000 |
| 位數(shù)： | 6 |
| 采樣率（每秒）： | 800M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 2.6W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 80-TQFP-EP（12x12） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個單端，單極；2 個差分，單極 |
demultiplexed outputs are presented in dual 6-bit two’s
complement format with two consecutive samples in
the primary and auxiliary output ports on the rising
edge of the data ready clock. The auxiliary data port
always contains the older sample. The primary output
always contains the most recent data sample, regard-
less of the DREADY clock phase. Figure 7 shows the
timing and data alignment of the auxiliary and primary
output ports in relationship with the CLK and DREADY
signals. Data in the primary port is delayed by five
clock cycles while data in the auxiliary port is delayed
by six clock cycles.
Typical I/Q Application
Quadrature amplitude modulation (QAM) is frequently
used in digital communication systems to increase
channel capacity. A QAM signal is modulated in both
amplitude and phase. With a demodulator, this QAM
signal gets downconverted and separated in its in-
phase (I) and quadrature (Q) components. Both I&Q
channels are digitized by an ADC at the baseband
level in order to recover the transmitted information.
Figure 8 shows a typical application circuit to directly
tune L-band signals to baseband, incorporating a
direct conversion tuner (MAX2108) and the MAX105 to
digitize I&Q channels with excellent phase- and gain-
matching. A front-end L-C filter is required for anti-alias-
ing purposes.
MAX105
Dual, 6-Bit, 800Msps ADC with On-Chip,
Wideband Input Amplifier
______________________________________________________________________________________
15
Figure 7. Output Timing Relationship Between CLK and DREADY Signals and Primary/Auxiliary Output Ports
CLK+
CLK-
DREADY +
DREADY -
AUXILIARY PORT DATA
PRIMARY PORT DATA
tPWH
tPWL
tPD1
tPD2
NOTE: THE LATENCY TO THE PRIMARY PORT IS FIVE CLOCK CYCLES, THE LATENCY TO THE AUXILIARY PORT IS SIX CLOCK
CYCLES. BOTH PRIMARY AND AUXILIARY DATA PORTS ARE UPDATED ON THE RISING EDGE OF THE DREADY+ CLOCK.
CLK-
CLK+
N
N+1
N+2
N+3
N+4
N+5
N
N+8
N+10
N+2
N+6
N+4
N+6
N+7
N+8
N+9
N+10
N+11
N+12
N+13
ADC SAMPLE
MAX105 ADCs SAMPLE ON THE RISING EDGE OF CLK+
CLK
DREADY
AUXILIARY
DATA PORT
PRIMARY
DATA PORT
DREADY-
DREADY+
N+14
N+15
N+16
N+17
N+18
N+19
N+9
N+11
N+3
N+1
N+7
N+5
MAX105
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1063AEEG+ | IC ADC 10BIT 250KSPS 24-QSOP |
| MAX107ECS+ | IC ADC 6BIT 400MSPS DL 80-TQFP |
| MAX1080AEUP+ | IC ADC 10BIT 400KSPS 20-TSSOP |
| MAX1084AESA+ | IC ADC 10BIT 400KSPS 8-SOIC |
| MAX1093AEEG+ | IC ADC 10BIT 250KSPS 24-QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX105ECS-TD | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX105EVKIT | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX105/7 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX106 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track/Hold Amplifier |
| MAX1060 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。