參數(shù)資料
型號(hào)： MAX1402CAI+T
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 11/38頁(yè)
文件大?。?/td> 0K
描述： IC ADC 18BIT LP 28-SSOP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,000
位數(shù)： 18
采樣率（每秒）： 480
數(shù)據(jù)接口： QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 34mW
電壓電源： 模擬和數(shù)字
工作溫度： 0°C ~ 70°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 28-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 28-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極
MAX1402
+5V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
______________________________________________________________________________________
19
Analog Inputs AIN1 to AIN6
Inputs AIN1 and AIN2 map to transfer-function register
1, regardless of scanning mode (SCAN = 1) or single-
ended vs. differential (DIFF) modes. Likewise, AIN3 and
AIN4 inputs always map to transfer-function register 2.
Finally, AIN5 always maps to transfer-function register 3
(input AIN6 is analog common).
CALGAIN and CALOFF
When not in scan mode (SCAN = 0), A1 and A0 select
which transfer function applies to CALGAIN and
CALOFF. In scan mode (SCAN = 1), CALGAIN and
CALOFF are always mapped to transfer-function regis-
ter 3. Note that when scanning while M1
≠ M0, the scan
sequence includes both CALGAIN and CALOFF chan-
nels (Table 4). CALOFF always precedes CALGAIN,
even though both channels share the same channel ID
tag (Table 11).
Note that changing the status of any active channel
control bits will cause INT to immediately transition high
and the modulator/filter to be reset. INT will reassert
after the appropriate digital-filter settling time. The con-
trol settings of the inactive channels may be changed
freely without affecting the status of INT or causing the
filter/modulator to be reset.
PGA Gain
Bits G2–G0 control the PGA gain according to Table 6.
Unipolar/Bipolar Mode
The U/B bit places the channel in either bipolar or
unipolar mode. A 0 selects bipolar mode, and a 1
selects unipolar mode. This bit does not affect the ana-
log-signal conditioning. The modulator always accepts
bipolar inputs and produces a bitstream with 50%
ones-density when the selected inputs are at the same
potential. This bit controls the processing of the digital-
filter output, such that the available output bits are
mapped to the correct output range. Note U/B must be
set before a conversion is performed; it will not affect
any data already held in the output register.
Selecting bipolar mode does not imply that any input
may be taken below AGND. It simply changes the gain
and offset of the part. All inputs must remain within their
specified operating voltage range.
Offset-Correction DACs
Bits D3–D0 control the offset-correction DAC. The DAC
range depends on the PGA gain setting and is
expressed as a percentage of the available full-scale
input range (Table 7).
D3 is a sign bit, and D2–D0 represent the DAC magni-
tude. Note that when a DAC value of 0000 is pro-
grammed (the default), the DAC is disconnected from
the modulator inputs. This prevents the DAC from
degrading noise performance when offset correction is
not required.
Transfer-Function Register Mapping
Tables 8, 9, and 10 show the channel-control register
mapping in the various operating modes.
Table 6. PGA Gain Codes
Table 7. DAC Code vs. DAC Value
0
G1
0
G0
0
1
x2
0
1
0
1
x8
0
x4
x1
0
1
x32
1
0
1
x128
1
x64
x16
1
G2
PGA GAIN
-66.7
-100
-116.7
-83.3
+66.7
+100
+116.7
UNIPOLAR
DAC VALUE
(% of FSR)
+83.3
DAC not connected
-33.3
-50
-16.7
DAC not connected
+33.3
+50
+16.7
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
D0
0
1
-33.3
-50
1
-58.3
1
-41.6
0
1
0
1
0
+33.3
+50
0
+58.3
1
0
+41.6
0
1
0
1
BIPOLAR
DAC VALUE
(% of FSR)
D3
1
-16.7
1
-25
1
0
1
0
1
-8.3
0
+16.7
0
+25
1
0
1
0
+8.3
0
D1
0
D2
0
相關(guān)PDF資料
PDF描述
MAX1401CAI+T IC ADC 18BIT LP 28-SSOP
PI90LVB010WE IC SNGL BUS LVDS TXRX 8-SOIC
MAX1403CAI+T IC ADC 18BIT LP 28-SSOP
MS3122E10-6PW CONN RCPT 6POS BOX MNT W/PINS
MAX166AEWP+ IC ADC 8BIT MPU COMP 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1402EAI 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類(lèi)型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40
MAX1402EAI+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 2.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1402EAI+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 2.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1402EAI+TW 功能描述:ADC / DAC多通道 +5V 18-Bit Low-Power Multichannel Oversampling (Sigma-Delta) ADC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類(lèi)型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40
MAX1402EAI+W 功能描述:ADC / DAC多通道 +5V 18-Bit Low-Power Multichannel Oversampling (Sigma-Delta) ADC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類(lèi)型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*