- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45178 > MAX16998AAUA+ (MAXIM INTEGRATED PRODUCTS INC) 1 TIMER(S), PROGRAMMABLE TIMER, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | MAX16998AAUA+ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 1 TIMER(S), PROGRAMMABLE TIMER, PDSO8 |
| 封裝： | 3 X 3 MM, ROHS COMPLIANT, MO-187-AA, MICRO MAX PACKAGE-8 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 146K |
| 代理商： | MAX16998AAUA+ |
MAX16997/MAX16998
High-Voltage Watchdog Timers with
Adjustable Timeout Delay
_______________________________________________________________________________________
5
Pin Description
PIN
MAX16997A
MAX16998A/B/D
NAME
FUNCTION
1
IN
Power-Supply Input. Bypass IN to GND with a 0.1F capacitor.
2—
EN
High-Impedance Input to the Enable Comparator. Depending on the voltage level
at EN, the internal watchdog timer is turned on or off (see the EN Input section).
3, 7
—
N.C.
No Connection. Not internally connected.
44
SWT
Watchdog Timeout Adjustment Input. Connect a capacitor between SWT and GND
to set the basic watchdog timeout period. Connect SWT to ground to disable the
watchdog timer function. See the Selecting the Watchdog Timeout Capacitor
section.
5
GND
Ground
6
WDI
Watchdog Input.
MAX16997A/MAX16998A (Timeout Watchdog): Two consecutive WDI falling
edges must occur at WDI within the watchdog timeout period or RESET asserts.
The watchdog timer clears when a falling edge occurs on WDI or whenever RESET
is asserted. ENABLE asserts if three consecutive watchdog timeout periods have
expired without a falling edge at WDI. WDI is a high-impedance input. Leaving
WDI unconnected will cause improper operation of the watchdog timer.
MAX16998B/D (Window Watchdog): WDI falling transitions within periods shorter
than the closed window width or longer than the basic watchdog timeout period
force RESET to assert low for the reset timeout period. The watchdog timer begins
to count after RESET is deasserted. The watchdog timer clears when a WDI falling
edge occurs or whenever RESET is asserted. ENABLE asserts if three consecutive
watchdog timeout periods have expired without a falling edge at WDI. WDI is a
high-impedance input. Leaving WDI unconnected will cause improper operation of
the watchdog timer.
88
ENABLE
Open-Drain Enable Output. ENABLE asserts when three consecutive WDI faults
occur. ENABLE remains low until three consecutive good WDI falling edges occur.
ENABLE does not assert if the voltage at RESETIN (EN) is below its threshold.
These devices are guaranteed to be in correct ENABLE output logic state when
VIN remains greater than 1.1V.
—
2
RESETIN
Reset Input. High-impedance input to the reset comparator. When VRESETIN falls
below 1.235V, RESET asserts. RESET remains asserted as long as VRESETIN is low
and for the reset timeout period after RESETIN goes high. Connect VRESETIN to the
center point of an external resistive divider to set the threshold for the externally
monitored voltage. Connect RESETIN to a defined voltage logic-level.
—
3
SRT
Reset Timeout Adjustment Input. Connect a capacitor between SRT and GND to
set the reset timeout period. See the Selecting the Reset Timeout Capacitor
section.
—7
RESET
Open-Drain Reset Output. RESET asserts whenever RESETIN drops below the
selected reset threshold voltage (VPON). RESET remains low for the reset timeout
period after all reset conditions are removed, and then goes high. RESET asserts
for a period of tRESET whenever a WDI fault occurs. Connect RESET to a pullup
resistor connected to a voltage higher than 2.5V (typ).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX16998AAUA/V+ | 1 TIMER(S), PROGRAMMABLE TIMER, PDSO8 |
| MAX6900EUT-T | 0 TIMER(S), REAL TIME CLOCK, PDSO6 |
| MAX7359EWA+ | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA25 |
| MAX7391ANTP | 8 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MAX7391ANVB | 12 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX16998AAUA/V+ | 功能描述:監(jiān)控電路 Watchdog Timer w/Adj Timeout Delay RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16998AAUA/V+T | 功能描述:監(jiān)控電路 Watchdog Timer w/Adj Timeout Delay RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16998AAUA+ | 功能描述:監(jiān)控電路 Watchdog Timer w/Adj Timeout Delay RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16998AAUA+T | 功能描述:監(jiān)控電路 Watchdog Timer w/Adj Timeout Delay RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16998BAUA/V+ | 功能描述:監(jiān)控電路 Watchdog Timer w/Adj Timeout Delay RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。