參數(shù)資料
型號(hào)： MAX19515ETM+T
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 21/35頁(yè)
文件大小： 0K
描述： IC ADC 10BIT 2CH 65MSPS 48TQFN
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,500
位數(shù)： 10
采樣率（每秒）： 65M
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 48-TQFN-EP（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 4 個(gè)單端，單極；2 個(gè)差分，單極
MAX19515
Dual-Channel, 10-Bit, 65Msps ADC
28
______________________________________________________________________________________
Digital Outputs
The MAX19515 features a dual CMOS, multiplexable,
reversible data bus. In parallel programming mode,
configure the data outputs (D0_–D9_) for offset binary,
two’s complement, or gray code using the FORMAT
input. Select multiplexed or dual-bus operation using the
OUTSEL input. See the Output Format register (01h) for
details on output formatting using the SPI interface. The
SPI interface offers additional flexibility where D0_–D9_
are reversed, so the LSB appears at D9_ and the MSB
at D0_. OVDD sets the output voltage; set OVDD
between 1.8V and 3.3V. The digital outputs feature pro-
grammable output impedance from 50
to 300. Set
the output impedance for each bus using the CH_ Data
Output Termination Control registers (04h and 05h).
Programmable Data Timing
The MAX19515 provides programmable data timing con-
trol to allow for optimization of timing characteristics to
meet the system timing requirements. The timing adjust-
ment feature also allows for ADC performance improve-
ments by shifting the data output transition away from
the sampling instant. The data timing control signals are
summarized in Table 4. The default settings for timing
adjustment controls are given in Table 5. Many applica-
tions will not require adjustment from the default settings.
The effects of the data timing adjustment settings are
illustrated in Figures 13 and 14. The x axis is sampling
rate and the y axis is data delay in units of clock period.
The solid lines are the nominal data timing characteris-
tics for the 14 available states of DTIME and
DLY_HALF_T. The heavy line represents the nominal
data timing characteristics for the default settings. Note
that the default timing adjustment setting for the
MAX19515 65Msps ADC results in an additional period
of data latency.
Tables 6 and 7 show the recommended timing control
settings versus sampling rate.
The nominal data timing characteristics versus sam-
pling rate for these recommended timing adjustment
settings are shown in Figures 15 and 16.
When DA_BYPASS = 1, the DCLKTIME delay setting
must be equal to or less than the DTIME delay setting,
as shown in Table 8.
Power Management
The SHDN input (pin 7) toggles between any two power-
management states. The Power Management register
(00h) defines each power-management state. In default
state, SHDN = 1 shuts down the MAX19515 and SHDN
= 0 returns to full power. Use of the SHDN input is not
required for power management. For either state of
SHDN, complete power-management flexibility is provid-
ed, including individual ADC channel power-manage-
ment control, through the Power Management register
(00h). The available reduced-power modes are shut-
down and standby. In standby mode, the reference and
duty-cycle equalizer circuits remain active for rapid
wake-up time. In standby mode, the externally applied
clock signal must remain active for the duty-cycle equal-
izer to remain locked. Typical wake-up time from stand-
by mode is 15s. In shutdown mode, all circuits are
turned off except for the reference circuit required for the
integrated self-sensing voltage regulator. If the regulator
is active, there is additional supply current associated
with the regulator circuit when the device is in shutdown.
Typical wake-up time from shutdown mode is 5ms,
which is dominated by the RC time constant on REFIO.
DATA TIMING CONTROL
DESCRIPTION
DA_BYPASS
Data aligner bypass. When this control is active (high), data and DCLK delay is reduced by
approximately 3.4ns (relative to DA_BYPASS = 0).
DLY_HALF_T
When this control is active, data output is delayed by half clock period (T/2). This control does not
delay data output if MUX mode is active.
DTIME<2:0>
Allows adjustment of data output delay in T/16 increments, where T is the sample clock period.
DCLKTIME<2:0>
Provides adjustment of DCLK delay in T/16 increments, where T is the sample clock period. When
DTIME and DCLKTIME are adjusted to the same setting, the rising edge of DCLK occurs T/8 prior
to data transitions.
Table 4. Data Timing Controls
DATA TIMING
CONTROL
DEFAULT
DESCRIPTION
DA_BYPASS
1
Data aligner disabled
DLY_HALF_T
0
No delay
DTIME<2:0>
000
No delay
DCLKTIME<2:0>
000
No delay
Table 5. Data Timing Control Default
Settings
相關(guān)PDF資料
PDF描述
MAX19516ETM+T IC ADC 10BIT 2CH 100MSPS 48TQFN
MAX19700ETM+T IC ANLG FRNT END 48-TQFN
MAX19705ETM+ IC ANLG FRNT END 48-TQFN
MAX19706ETM+T IC ANLG FRNT END 48-TQFN
MAX19707ETM+T IC ANLG FRNT END 48-TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX19515EVKIT+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX19505-07/15-17 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX19516ETM+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 2Ch 100Msps 1.8V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX19516ETM+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 2Ch 100Msps 1.8V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX19516EVKIT+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX19505-07/15-17 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX19517ETM+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 2Ch 130Msps 1.8V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*