- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9671 > MAX3634ETM+ (Maxim Integrated Products)IC CLOCK PHASE ALIGNER 48-TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX3634ETM+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK PHASE ALIGNER 48-TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 43 |
| 類型： | 時鐘相位定位器 |
| PLL： | 無 |
| 主要目的： | GPON 光纖線路終端（OLT）接收器 |
| 輸入： | LVPECL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 155.52MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-TQFN-EP（7x7） |
| 包裝： | 管件 |
General Description
Theory of Operation
The MAX3634 CPA provides serial clock and data out-
puts for GPON upstream bursts.
The burst-mode CPA operates on the principle that the
recovered clock from the ONT CDR is used at each
ONT to clock upstream data bursts out of the ONT con-
troller. The burst-mode CPA has logic that determines
the correct phase relationship between the upstream
data and the OLT reference clock at the beginning of
each ONT’s burst, and resamples the upstream data at
each bit using that clock.
The burst-mode CPA contains a phase-locked loop
(PLL) that synchronizes its oscillator to the reference
clock input. This oscillator drives a phase splitter, which
generates eight evenly spaced phases of the serial
clock, which are used to sample the input data at 1/8th
bit intervals in eight flip-flops. Combinatorial and
sequential logic measures the preamble, and based on
the phase of the preamble, determines which one of
the eight clock phases is at the center of the input data
bits. The data from the flip-flop associated with this
phase is then steered through a multiplexer to the CPA
output, which requires four or five additional clock peri-
ods until valid data is output. The CPA serial output
clock is continuous, without any phase jumps or dis-
continuities from burst to burst.
The burst-mode CPA requires a preamble sequence of
1010101010101 (13 bits) for correct phase alignment.
Typically, output begins after the 12th bit, although for
certain data/phase relationships, 13 bits are required.
An LVPECL-compatible lock status output is provided,
which indicates when the correct phase has been
acquired and valid serial output data is available. This
output remains low until reset by the burst reset input
(RST). The output data is disabled (held low) during the
period between reset and lock.
Reference Clock Input
The MAX3634 includes a PLL, which multiplies the ref-
erence clock by eight for use in the retiming circuitry.
For correct operation, the REFCLK input must be con-
nected to the OLT byte-rate reference clock, which
must be equal to 1/8th the serial data rate, and must
have a 40% to 60% duty cycle. This must be the same
clock source used to time the downstream data, and
the upstream data must be frequency locked to this
source.
The RATESEL input is used to configure 622Mbps or
1244Mbps operation; when RATESEL is high, the
MAX3634 operates at 622Mbps.
MAX3634
622Mbps/1244Mbps Burst-Mode Clock
Phase Aligner for GPON OLT Applications
_______________________________________________________________________________________
5
MAX3634
LVPECL
REFCLK+
REFCLK-
LVPECL
SDI+
SDI-
TTL
RATESEL
622Mbps/1244Mbps
PLL/PHASE SPLITTER
DQ
MUX
SYNCHRONIZER
PHASE-ACQUISITION LOGIC
RST+
RST-
SDO+
SDO-
LVPECL
SCLK+
SCLK-
LVPECL
LOCK+
LOCK-
BURST-MODE CPA
φ0
φ7
Figure 2. Functional Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B4W-MW-F1 | CONVERTER MOD DC/DC 5.5V 100W |
| VE-B4V-MW-F3 | CONVERTER MOD DC/DC 5.8V 100W |
| VE-B4V-MW-F2 | CONVERTER MOD DC/DC 5.8V 100W |
| VE-B4V-MW-F1 | CONVERTER MOD DC/DC 5.8V 100W |
| MS3114F14-18P | CONN RCPT 18POS JAM NUT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3634ETM+ | 功能描述:計時器和支持產(chǎn)品 622/1244Mbps Burst-M Clock Phase Aligner RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3634ETM+T | 功能描述:計時器和支持產(chǎn)品 622/1244Mbps Burst-M Clock Phase Aligner RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3634ETM-T | 功能描述:計時器和支持產(chǎn)品 622/1244Mbps Burst-M Clock Phase Aligner RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3634EVKIT | 功能描述:計時器和支持產(chǎn)品 Evaluation Kit for the MAX3634 RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3635ECB+ | 功能描述:計時器和支持產(chǎn)品 New RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。