- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9671 > MAX3634ETM+ (Maxim Integrated Products)IC CLOCK PHASE ALIGNER 48-TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX3634ETM+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK PHASE ALIGNER 48-TQFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 43 |
| 類型： | 時鐘相位定位器 |
| PLL： | 無 |
| 主要目的： | GPON 光纖線路終端（OLT）接收器 |
| 輸入： | LVPECL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 155.52MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 48-TQFN-EP（7x7） |
| 包裝： | 管件 |
MAX3634
Input Stage
The LVPECL serial data input, SDI±, and burst-mode
reset input, RST±, provide 200mVP-P sensitivity. The
RST± input rise and fall times (20% to 80%) must not
exceed 200ps. LVPECL inputs must be DC-coupled with
external termination for correct operation with burst data
(see Maxim Application Note HFAN 1.0 for termination
configuration).
Lock Detect
After the first 12 or 13 bits of the preamble, plus 4 or 5
bits of synchronizer delay, LOCK asserts to indicate the
beginning of valid data output.
Applications Information
GPON Burst-Mode Timing
Internally, the MAX3634 requires five internal clock
cycles (8x REFCLK) to initialize itself after receiving the
rest (BRST) signal. It then uses the next 8 bits of pream-
ble (10101010) to measure the phase relationship
between the reference clock and upstream data (after
the internal logic has been reset), and 3 to 5 bits later
begins outputting data. The time interval from BRST to
the end of the preamble must be no less than 18 bits
long. If the 8 bits of preamble that it uses to measure
phase have been excessive pulse-width distortion, the
phase measurement is in error.
The active edge of the reset input (BRST) must arrive at
the MAX3634 after the TIA has finished its level recovery,
but no sooner than 18 bits prior to the end of the (repeat-
ing 10 pattern) preamble, in order to provide adequate
time for the MAX3634 to initialize, measure the phase,
and load the output pipelines. This timing is shown in
Figure 3.
622Mbps/1244Mbps Burst-Mode Clock
Phase Aligner for GPON OLT Applications
6
_______________________________________________________________________________________
DATA INPUT
TO MAX3634
RESET
TDSR: BURST-TO-BURST SEPARATION TIME
TLR:
TIA/LA LEVEL RECOVERY TIME
TCR: CPA RESET AND ACQUISITION TIME,
≥ 19 BITS
TDSR
DATA VALID
GUARD TIME
TIA/LA ACQUISITION
CPA RESET
(5 BITS)
CPA ACQUISITION
(12 OR 13 BITS)
OUTPUT DATA
VALID
TLR
TCR
Figure 3. Clock Phase Aligner Operation Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B4W-MW-F1 | CONVERTER MOD DC/DC 5.5V 100W |
| VE-B4V-MW-F3 | CONVERTER MOD DC/DC 5.8V 100W |
| VE-B4V-MW-F2 | CONVERTER MOD DC/DC 5.8V 100W |
| VE-B4V-MW-F1 | CONVERTER MOD DC/DC 5.8V 100W |
| MS3114F14-18P | CONN RCPT 18POS JAM NUT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3634ETM+ | 功能描述:計時器和支持產(chǎn)品 622/1244Mbps Burst-M Clock Phase Aligner RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3634ETM+T | 功能描述:計時器和支持產(chǎn)品 622/1244Mbps Burst-M Clock Phase Aligner RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3634ETM-T | 功能描述:計時器和支持產(chǎn)品 622/1244Mbps Burst-M Clock Phase Aligner RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3634EVKIT | 功能描述:計時器和支持產(chǎn)品 Evaluation Kit for the MAX3634 RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MAX3635ECB+ | 功能描述:計時器和支持產(chǎn)品 New RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。