參數(shù)資料
型號: MAX3872ETJ+
廠商: Maxim Integrated Products
文件頁數(shù): 3/15頁
文件大?。?/td> 0K
描述: IC DATA RECOVERY W/AMP 32-TQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準包裝: 60
類型: 時鐘和數(shù)據(jù)恢復(fù)(CDR),多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH
輸入: CML
輸出: CML
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.67GHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-TQFN-EP(5x5)
包裝: 托盤 - 晶粒
Input Terminations
The SDI
± and SLBI± inputs of the MAX3872 are current-
mode logic (CML) compatible. The inputs all provide
internal 50
Ω termination to reduce the required number
of external components. AC-coupling is recommended.
See Figure 8 for the input structure. For additional infor-
mation on logic interfacing, refer to Maxim Application
Note HFAN 1.0:
Introduction to LVDS, PECL, and CML.
Output Terminations
The MAX3872 uses CML for its high-speed digital out-
puts (SDO
± and SCLKO±). The configuration of the out-
put circuit includes internal 50
Ω back terminations to
VCC. See Figure 9 for the output structure. CML outputs
can be terminated by 50
Ω to VCC, or by 100Ω differen-
tial impedance. For additional information on logic inter-
facing, refer to Maxim Application Note HFAN 1.0:
Introduction to LVDS, PECL, and CML.
Applications Information
Clock Holdover Capability
Clock holdover is required in some applications in
which a valid clock must be provided to the upstream
device in the absence of data transitions. To provide
this function, an external reference clock signal must
be applied to the SLBI
± inputs and the proper control
signals set (see the
Modes of Operation section). To
enter holdover mode automatically when there are no
transitions applied to the SDI
± inputs, LOL or the sys-
tem LOS can be directly connected to LREF.
System Loopback
The MAX3872 is designed to allow system loopback
testing. When the device is set for system loopback
mode, the serial output data of a transmitter may be
directly connected to the SLBI inputs to run system
diagnostics. See Table 1 for selecting system loopback
operation mode. While in system loopback mode, LREF
should not be connected to LOL.
MAX3872
Multirate Clock and Data Recovery
with Limiting Amplifier
______________________________________________________________________________________
11
50
Ω
50
Ω
VCC
SDI-
SDI+
MAX3872
Figure 8. CML Input Model
MAX3872
SDO-
SDO+
VCC
50
Ω
50
Ω
Figure 9. CML Output Model
相關(guān)PDF資料
PDF描述
VE-B4W-MW-F2 CONVERTER MOD DC/DC 5.5V 100W
DS26502L+ IC T1/E1/J1 64KCC ELEMENT 64LQFP
D38999/20ME26JN CONN RCPT 26POS WALL MNT W/SCKT
MAX3634ETM+ IC CLOCK PHASE ALIGNER 48-TQFN
VE-B4W-MW-F1 CONVERTER MOD DC/DC 5.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX3872ETJ+ 功能描述:計時器和支持產(chǎn)品 Multirate Clock & Data Recovery RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
MAX3872ETJ+T 功能描述:計時器和支持產(chǎn)品 Multirate Clock & Data Recovery RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
MAX3872EVKIT 功能描述:計時器和支持產(chǎn)品 Evaluation Kit for the MAX3872 MAX3874 RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
MAX3873AEGP 功能描述:計時器和支持產(chǎn)品 2.5/2.7Gbps Clk-Reco & Data-Retiming IC RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
MAX3873AEGP+ 制造商:Maxim Integrated Products 功能描述:CLOCK RECOVERY 20QFN - Bulk