參數(shù)資料
型號： MAX9452EHJ
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 時鐘及定時
英文描述： High-Precision Clock Generators with Integrated VCXO
中文描述： 9452 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封裝： 5 X 5 MM, 1 MM HEIGHT, MS-026-AAA-HD, TQFP-32
文件頁數(shù)： 11/18頁
文件大小： 323K
代理商： MAX9452EHJ
M
High-Precision Clock Generators
with Integrated VCXO
______________________________________________________________________________________
11
Data Transfer and Acknowledge
Following the START condition, each SCL clock pulse
transfers 1 bit. Between a START and a STOP, multiple
bytes can be transferred on the 2-wire bus. The first 7 bits
(B0–B6) are for the device address. The eighth bit (B7)
indicates the writing (low) or reading (high) operation
(W/R). The ninth bit (B8) is the ACK for the address and
operation type. A low ACK bit indicates a successful
transfer; otherwise, a high ACK bit indicates an unsuc-
cessful transfer. The next 8 bits (register address),
B9–B16, form the address byte for the control register
to be written (Figure 4). The next bit, bit 17, is the ACK
for the register address byte. The following byte (Data1)
is the content to be written into the addressed register
of the slave. After this, the address counter of I
2
C is
increased by 1 (Rgst Addr + 1) and the next byte
(Data2) writes into a new register. To read the contents
in the MAX9450/MAX9451/MAX9452s’ control registers,
the master sends the register address to be read to the
slave by a writing operation. Then it sends the byte of
device address + R to the slave. The slave (MAX9450/
MAX9451/MAX9452) responds with the content bytes
from the registers, starting from the pointed register to
the last register, CR8, consecutively back to the master
(Figures 5 and 6).
SMBCLK
A = START CONDITION
B = MSB OF ADDRESS CLOCKED INTO SLAVE
C = LSB OF ADDRESS CLOCKED INTO SLAVE
D = R/W BIT CLOCKED INTO SLAVE
A
B
C
D
E
F
G
H
I
J
SMBDATA
t
SU:STA
t
HD:STA
t
LOW
t
HIGH
t
SU:DAT
t
SU:STO
t
BUF
L
M
K
E = SLAVE PULLS SMBDATA LINE LOW
F = ACKNOWLEDGE BIT CLOCKED INTO MASTER
G = MSB OF DATA CLOCKED INTO SLAVE
H = LSB OF DATA CLOCKED INTO SLAVE
I = MASTER PULLS DATA LINE LOW
J = ACKNOWLEDGE CLOCKED INTO SLAVE
K = ACKNOWLEDGE CLOCK PULSE
L = STOP CONDITION
M = NEW START CONDITION
Figure 5. SMBus Write Timing Diagram
Write Byte Format
Read Byte Format
Send Byte Format
Receive Byte Format
Slave address: equiva-
lent to chip-select line of
a 3-wire interface
Command byte: selects to
which register you are writing
Slave address: equivalent
to chip-select line
Command byte: selects
from which register you
are reading
Slave address: repeated
due to change in data-
flow direction
Data byte: reads from
the register set by the
command byte
Command byte: sends com-
mand with no data, usually
used for one-shot command
Data byte: reads data from the register
commanded by the last read byte or
write byte transmission; also used for
SMBus alert response return address
S = Start condition Shaded = Slave transmission
P = Stop condition /// = Not acknowledged
Figure 4. I
2
C Interface Data Structure
S
ADDRESS
RD
ACK
DATA
///
P
—
7 bits
—
—
8 bits
—
—
WR
S
ACK
COMMAND
ACK
P
—
—
—
8 bits
—
—
ADDRESS
7 bits
P
1
ACK
—
DATA
8 bits
ACK
—
COMMAND
8 bits
ACK
—
S
ADDRESS
WR
ACK
COMMAND
ACK
S
ADDRESS
7 bits
—
—
8 bits
—
—
7 bits
—
RD
—
ACK
—
DATA
8 bits
///
—
P
—
Data byte: data goes into the register
set by the command byte (to set
thresholds, configuration masks, and
sampling rate)
WR
—
ADDRESS
7 bits
S
—
相關(guān)PDF資料
PDF描述
MAX9471 Multiple-Output Clock Generators with Dual PLLs and OTP
MAX9471ETP Multiple-Output Clock Generators with Dual PLLs and OTP
MAX9472 Multiple-Output Clock Generators with Dual PLLs and OTP
MAX9472EUD Multiple-Output Clock Generators with Dual PLLs and OTP
MAX9483 Dual-Output, Multimode CD-RW/DVD Laser-Diode Drivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9452EHJ+ 功能描述:時鐘發(fā)生器及支持產(chǎn)品 High-Precision Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9452EHJ+T 功能描述:時鐘發(fā)生器及支持產(chǎn)品 High-Precision Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9452EHJ-T 功能描述:時鐘發(fā)生器及支持產(chǎn)品 High-Precision Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MAX9471ETP 制造商:Maxim Integrated Products 功能描述:MULTIPLE OUTPUT CLOCK GENERATOR WIT - Rail/Tube
MAX9471ETP+ 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Multiple Output Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*