- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2090 > MAX9471ETP+T (Maxim Integrated Products)IC MULTI-PURPOSE CLK GEN 20-TQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX9471ETP+T |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 8/13頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MULTI-PURPOSE CLK GEN 20-TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | LVCMOS，晶體 |
| 輸出： | LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:4 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 無(wú)/無(wú) |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-WQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 20-TQFN-EP（5x5） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
MAX9471/MAX9472
Multiple-Output Clock Generators with
Dual PLLs and OTP
4
_______________________________________________________________________________________
SERIAL-INTERFACE TIMING CHARACTERISTICS (MAX9471)
(VDD = VDDA = +3.3V, TA = -40°C to +85°C, unless otherwise noted.) (Note 1, Figure 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock
fSCL
400
kHz
Bus Free Time Between STOP
and START Conditions
tBUF
1.3
s
Hold Time, Repeated START
Condition
tHD,STA
0.6
s
Repeated START Condition
Setup Time
tSU,STA
0.6
s
STOP Condition Setup Time
tSU,STO
0.6
s
Data Hold Time
tHD,DAT
(Note 4)
15
900
ns
Data Setup Time
tSU,DAT
100
ns
SCL Clock Low Period
tLOW
1.3
s
SCL Clock High Period
tHIGH
0.7
s
Rise Time of SDA and SCL,
Receiving
tR
(Notes 3, 5)
20 +
0.1Cb
300
ns
Fall Time of SDA and SCL,
Receiving
tF
(Notes 3, 5)
20 +
0.1Cb
300
ns
Fall Time of SDA, Transmitting
tF,TX
(Notes 3, 6)
20 +
0.1Cb
250
ns
Pulse Width of Spike Suppressed
tSP
(Notes 3, 7)
0
50
ns
Capacitive Load for Each
Bus Line
Cb
(Note 3)
400
pF
Note 1: All parameters are tested at TA = +25°C. Specifications over temperature are guaranteed by design.
Note 2: No high-output level is specified, only the output resistance to the bus. Pullup resistors on the bus provide the high-level
voltage.
Note 3: Guaranteed by design.
Note 4: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) to bridge
the undefined region of SCL’s falling edge.
Note 5: Cb = total capacitance of one bus line in pF. tR and tF measured between 0.3 x VDD and 0.7 x VDD.
Note 6: Bus sink current is less than 6mA. Cb is the total capacitance of one bus line in pF. tR and tF are measured between
0.3 x VDD and 0.7 x VDD.
Note 7: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9485ETP+ | IC CLOCK GENERATOR AUD 20-TQFN |
| MAX9491ETP080+ | IC FACT-PROG PLL CLK GEN 20-TQFN |
| MAX9502MELT+T | IC AMP VIDEO W/FILTER 6UDFN |
| MAX9503METE+T | IC AMP VIDEO W/FILTER 16-TQFN |
| MAX9504BEUT+T | IC AMP VIDEO HI CUR SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9476EUG | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 35.328MHz Clock Synthesizer RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX9476EUG-T | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 35.328MHz Clock Synthesizer RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MAX9480EUP | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX9481EUP | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX9482EUI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。