![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/MAX98307ETE-_datasheet_105818/MAX98307ETE-_16.png)
Maxim Integrated Products 16
MAX98307/MAX98308
3.3W Mono Class DG Multilevel Audio Amplifier
Component Selection
Power-Supply Input (PVDD)
PVDD powers the speaker amplifier and has a range
of 2.6V to 5.25V. Bypass PVDD with 0.1FF and 10FF
capacitors in parallel to PGND. Apply additional bulk
capacitance at the device if long input traces between
PVDD and the supply are used.
Input Coupling Capacitors
The AC-coupling capacitors (CIN) and input resistors
(RIN) form highpass filters that remove any DC bias from
prevents any DC components from the input signal
source appearing at the amplifier outputs. The -3dB point
of the highpass filter, assuming zero source impedance
due to the input signal source, is given by:
3dB
IN
1
f
2
R
C
=
π×
×
Choose CIN so that f-3dB is well below the lowest fre-
quency of interest. Setting f-3dB too high affects the
amplifier’s low-frequency response. Use capacitors with
adequately low voltage coefficient (X5R or X7R recom-
mended) for best low frequency THD+N performance.
Charge-Pump Capacitor Selection
Use capacitors with an equivalent series resistance
(ESR) less than 50mI for optimum performance. Low-
ESR ceramic capacitors minimize the output resistance
of the charge pump. For best performance over the
extended temperature range, select capacitors with an
X7R dielectric and a rated voltage of at least 6.3V.
Charge-Pump Flying Capacitor
The value of the charge-pump flying capacitor affects
the load regulation and output resistance of the charge
pump. A charge-pump flying capacitor value that is too
small (less than 1FF) degrades the amplifier’s ability to
provide sufficient current drive. Increasing the value of
this flying capacitor and decreasing the ESR improves
load regulation and reduces the charge-pump output
impedance, which improves the output power and effi-
ciency of the amplifier. A 4.7FF or greater value, low-ESR
capacitor is recommended.
Charge-Pump Hold Capacitor
The charge-pump hold capacitor value and ESR directly
affect the ripple at the charge-pump rail, PVSS. Increasing
the charge-pump hold capacitor value reduces output
ripple. Likewise, decreasing the ESR of this capacitor
reduces both ripple and output resistance. A 10FF or
greater value, low-ESR capacitor is recommended.
Layout and Grounding
Proper layout and grounding are essential for optimum
performance. Good grounding improves audio perfor-
mance and prevents switching noise from coupling into
the audio signal.
Use wide, low-resistance output traces. As load imped-
ance decreases, the current drawn from the device
increases. At higher current, the resistance of the output
traces decrease the power delivered to the load. For
example, if 2W is delivered from the device output to an
8I load through 100mI of total speaker trace, 1.97W is
delivered to the speaker. If power is delivered through
10mI of total speaker trace, 1.998W is delivered to the
speaker. Wide output, supply, and ground traces also
improve the power dissipation of the device.
The ICs are inherently designed for excellent RF immu-
nity. For best performance, add ground fills around all
signal traces on top or bottom PCB planes.
Table 1. MAX98308 Gain Configuration
Note: For both ICs, the Class DG output stage has a fixed gain of 8.5dB. Any gain or attenuation set by the external input stage
resistors adds to or subtracts from this fixed gain.
GAIN
PREAMPLIFIER GAIN (dB)
OVERALL GAIN (dB)
Unconnected
0
8.5
100kI to VPVDD
3
11.5
Short to VPVDD
6
14.5
100kI to PGND
9
17.5
Short to PGND
12
20.5