參數(shù)資料
型號(hào): MB81164442A-100L
廠商: Fujitsu Limited
英文描述: CMOS 4×4M×16 BIT Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4×4M×16 位同步動(dòng)態(tài)RAM)
中文描述: 的CMOS 4 × 4米× 16位同步動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器(SDRAM)(的CMOS 4 × 4米× 16位同步動(dòng)態(tài)RAM)的
文件頁(yè)數(shù): 30/46頁(yè)
文件大?。?/td> 642K
代理商: MB81164442A-100L
30
MB81164442A-125/-100/-84/-67/-125L/-100L/-84L/-67L
LATENCY - FIXED VALUES
(The latency values on these parameters are fixed regardless of clock period.)
Notes:
*1.
I
CC
depends on the output termination or load conditions, clock cycle rate, signal clocking rate and
address change; the specified values are obtained with the output open and no termination register
and one time address change.
An initial pause (DESL or NOP) of 200
μ
s is required after power-up followed by a minimum of eight
Auto-refresh cycles.
AC characteristics assume t
T
= 1 ns and 50 pF of capacitive load.
1.4 V is the reference level for measuring timing of input signals. Transition times are measured between
V
IH
(min) and V
IL
(max). (See Fig. 5)
Maximum value of CL = 2 depends on t
CK
.
t
AC
also specifies the access time at burst mode except for first access.
Specified where output buffer is no longer driven. t
OH
, t
LZ
, and t
HZ
define the times at which the output
level achieves
±
200 mV.
Actual clock count of t
RC
(l
RC
) will be sum of clock count of t
RAS
(l
RAS
) and t
RP
(l
RP
).
t
RAC
is a reference value. Maximum value is obtained from the sum of t
RCD
(min) and t
CAC
(max).
t
CAC
is a reference value.
Operation within the t
RCD
(min) ensures that t
RAC
can be met; if t
RCD
is greater than the specified t
RCD
(min), access time is determined by t
CAC
or t
AC
.
All base values are measured from the clock edge at the command input to the clock edge for the next
command input. All clock counts are calculated by a simple formula: clock count equals base value
divided by clock period (round off to a whole number).
The t
CAC
depends on the CAS latency.
*2.
*3.
*4.
*5.
*6.
*7.
*8.
*9.
*10.
*11.
*12.
*13.
Parameter
Notes
Symbol
MB81164442A
-125/-125L
MB81164442A
-100/-100L
MB81164442A
-84/-84L
MB81164442A
-67/-67L
Unit
CKE to Clock Disable
l
CKE
1
1
1
1
cycle
DQM to Output in High-Z
l
DQZ
2
2
2
2
cycle
DQM to Input Data Delay
l
DQD
0
0
0
0
cycle
Last Output to Write Command
Delay
l
OWD
2
2
2
2
cycle
Write Command to Input Data
Delay
l
DWD
0
0
0
0
cycle
Precharge to Output
in High-Z Delay
CL = 2
l
ROH
2
2
2
2
cycle
CL = 3
3
3
3
3
cycle
Burst Stop Command
to Output in High-Z
Delay
CL = 2
l
BSH
2
2
2
2
cycle
CL = 3
3
3
3
3
cycle
Mode Register Access to Banks
Active
l
MRD
2
2
2
2
cycle
CAS to CAS Delay (min)
l
CCD
1
1
1
1
cycle
CAS Bank Delay (min)
l
CBD
1
1
1
1
cycle
Write to Precharge
Read Delay
CL = 2
l
RWL
1
1
1
1
cycle
CL = 3
1
1
1
1
cycle
相關(guān)PDF資料
PDF描述
MB81164442A-100 CMOS 4×4M×16 BIT Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4×4M×16 位同步動(dòng)態(tài)RAM)
MB81164442A-125 CMOS 4×4M×16 BIT Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4×4M×16 位同步動(dòng)態(tài)RAM)
MB81164442A-125L CMOS 4×4M×16 BIT Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4×4M×16 位同步動(dòng)態(tài)RAM)
MB81164442A-67 CMOS 4×4M×16 BIT Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4×4M×16 位同步動(dòng)態(tài)RAM)
MB81164442A-67L CMOS 4×4M×16 BIT Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4×4M×16 位同步動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB8116E 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:8116E
MB8117800A-60 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2 M X 8 BIT FAST PAGE MODE DYNAMIC RAM
MB8117800A-70 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2 M X 8 BIT FAST PAGE MODE DYNAMIC RAM
MB812 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MB812.833 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*