參數(shù)資料
型號(hào)： MB86832-66PFV
廠商： FUJITSU LTD
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-bit Embedded Controller
中文描述： 32-BIT, 66 MHz, RISC MICROCONTROLLER, PQFP176
封裝： 24 X 24 MM, PLASTIC, QFP-176
文件頁(yè)數(shù)： 16/82頁(yè)
文件大?。?/td> 1373K
代理商： MB86832-66PFV
MB86830 Series
16
(Continued)
Symbol
State of pins
Pin symbol
O (V) :The circuit is active with the output at a valid level.
O (X) :The circuit is inactive with the output indeterminate.
O (Z) :Output pins and High-Z.
O (H) :The “H”level is output.
O (L) :The “L” level is output.
I (Z)
:Input pins and High-Z
I (D) :When the DRAM controller has been enabled, the pin is switched to serve as an output, from the clock cycle
that follows the clock cycle in which the AS# pin becomes “L”, and remains as the output until the ready
signal input pin becomes “L”. When the DRAM controller has been disabled, the pin enters the High-Z state.
Pin name
I/O
Function
OVF#
TIMER OVER-
FLOW
O
Timer overflow signal.
This pin outputs the “L” pulse when the timer reaches 0 after starting
counting according to the settings in the DRAM Refresh Timer Register
and DRAM Refresh Timer Pre-load Register with the TIMER ON/OFF
bit in the System Support Control Register (SSCR) set to “1” The pulse
width is the 1-clock width of the external bus clock when bit 31 in the
DRAM Refresh Timer Pre-load Register is “0”. When the bit is “1”, the
pulse width is the 3-clock width.
The timer performs counting based on the external bus clock.
Although this pin is used usually for the DRAM refresh request signal,
it can be connected to the interrupt input (IRQx) of the interrupt control-
ler (IRC) when the pulse width has been specified as the 3-clock width.
SAMEPAGE#
SAME PAGE
DETECT
O
Same-page detection output pin.
When the Same-Page Enable bit in the System Support Control Reg-
ister (SSCR) has been “1”, this pin outputs the“L” level if the CS4# pin
is at the “L” level and if the address masked by the Same-Page Mask
Register (SPGMR) matches the previously accessed address when
compared.
The SAMEPAGE# signal remains output during the bus cycle.
FLOAT#
FLOATING
I
Pin float input.
Fixing this pin at the “L” level puts all of the output pins and bidirectional
pins to the High-Z state.
At reset
At bus grant
Pin symbol
At reset
At bus grant
ADR<27:2>
O (X)
I (D)
D<31:0>
I (Z)
I (Z)
AS#
O (H)
I (Z)
RDWR#
O (H)
I (Z)
BE0#
O (X)
O (Z)
BE1#
O (X)
O (Z)
BE2#
O (X)
I (Z)
BE3#
O (X)
O (Z)
CS0# to CS5#
O (H)
O (V)
BGRNT#
O (H)
O (L)
ERROR#
O (H)
O (V)
ASI<3:0>
O (X)
I (Z)
LOCK#
O (H)
O (Z)
RDYOUT#
O (V)
O (V)
PDOWN#
O (H)
O (H)
BMREQ#
O (H)
O (H)
PBREQ#
O (H)
O (V)
OVF#
O (H)
O (V)
SAMEPAGE#
O (H)
O (V)
相關(guān)PDF資料
PDF描述
MB86833 32-bit Embedded Controller
MB86833PMT2 32-bit Embedded Controller
MB86834 32-bit Embedded Controller
MB86834-120PFV 32-bit Embedded Controller
MB86834PFV 32-bit Embedded Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86832-80PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86833 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86833PMT2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86834 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86834-120PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*