- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377908 > MB89625R (Fujitsu Limited) Octal Buffers/Drivers With 3-State Outputs 20-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB89625R |
| 廠商： | Fujitsu Limited |
| 英文描述： | Octal Buffers/Drivers With 3-State Outputs 20-CDIP -55 to 125 |
| 中文描述： | 8位微控制器專有 |
| 文件頁(yè)數(shù)： | 37/61頁(yè) |
| 文件大小： | 915K |
| 代理商： | MB89625R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)
37
MB89620R Series
(6) Bus Read Timing
(V
CC
= +5.0 V
±
10%, F
C
= 10 MHz, AV
SS
= V
SS
= 0.0 V, T
A
= –40
°
C to +85
°
C)
Value
*: For information on t
inst
, see “(4) Instruction Cycle.”
Parameter
Symbol
Pin name
Condition
Unit Remarks
Min.
Max.
Valid address
→
RD
↓
time
t
AVRL
RD, A15 to A08,
AD7 to AD0
—
1/4 t
inst
*– 64 ns
—
μ
s
RD pulse width
t
RLRH
RD
1/4 t
inst
*– 20 ns
—
μ
s
Valid address
→
data read time
t
AVDV
AD7 to AD0,
A15 to A08
—
1/2 t
inst
*
μ
s
In the case
of no wait
RD
↓
→
data read time
t
RLDV
RD, AD7 to AD0
—
1/2 t
inst
*– 80
ns
μ
s
In the case
of no wait
RD
↑ →
data hold time
RD
↑ →
ALE
↑
time
RD
↑ →
address invalid time
RD
↓ →
CLK
↑
time
CLK
↓
→
RD
↑
time
RD
↓ →
BUFC
↓
time
t
RHDX
AD7 to AD0, RD
0
—
μ
s
μ
s
μ
s
μ
s
ns
μ
s
t
RHLH
RD, ALE
1/4 t
inst
*– 40 ns
—
t
RHAX
RD, A15 to A08
1/4 t
inst
*– 40 ns
—
t
RLCH
RD, CLK
1/4 t
inst
*– 40 ns
—
t
CLRH
0
—
t
RLBL
RD, BUFC
–5
—
BUFC
↑
→
valid address time t
BHAV
A15 to A08,
AD7 to AD0,
BUFC
5
—
μ
s
ALE
AD
A
RD
BUFC
CLK
2.4 V
0.8 V
0.8 V
2.4 V
0.8 V
0.7 V
CC
0.3 V
CC
0.7 V
CC
0.3 V
CC
2.4 V
0.8 V
2.4 V
0.8 V
0.8 V
2.4 V
0.8 V
2.4 V
0.8 V
2.4 V
2.4 V
0.8 V
t
RHDX
t
BHAV
t
RLBL
t
CLRH
t
RHL
t
AVD
t
AVRL
t
RLC
t
RLR
t
RHA
t
RLDV
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB89626RP-SH | Octal Transparent D-type Latches With 3-State Outputs 20-CDIP -55 to 125 |
| MB89626RPF | Octal Transparent D-type Latches With 3-State Outputs 20-CFP -55 to 125 |
| MB89626RPFM | Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-LCCC -55 to 125 |
| MB89627R | Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-CDIP -55 to 125 |
| MB89627RPF | Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-CFP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB89625RPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89625RPFM | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89625RPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89625RP-SH | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89626 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。