- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377918 > MB90495G (Fujitsu Limited) 16-bit Proprietary Microcontroller CMOS PDF資料下載
參數(shù)資料
| 型號： | MB90495G |
| 廠商： | Fujitsu Limited |
| 英文描述： | 16-bit Proprietary Microcontroller CMOS |
| 中文描述： | 16位微控制器專有的CMOS |
| 文件頁數(shù)： | 50/92頁 |
| 文件大?。?/td> | 450K |
| 代理商： | MB90495G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
MB90495G Series
50
9.
DTP/External Interrupts
The DTP/external interrupt transmits interrupt requests or data transfer requests generated by peripheral devices
to the CPU, generates external interrupt request, and starts the extended intelligent I/O service (EI
2
OS) .
DTP/External Interrupt Functions
Outputs interrupt requests from external peripheral devices to the CPU using the same procedure as for periph-
eral functions, and generates external interrupts, or starts the extended intelligent I/O service (EI
2
OS) .
If the interrupt control register is configured to prohibit the extended intelligent I/O service (EI
2
OS) (ICR : ISE
=
0) , then the external interrupt feature becomes valid, and the process branches into interrupt processing.
If the EI
2
OS is enabled (ICR : ISE
=
1) , then the DTP function becomes valid, and the EI
2
OS automatically
transmits data, and after transmitting data a specified number of times, branches into interrupt processing.
Overview of DTP/External Interrupts
External interrupt
DTP functions
Input pins
8 (INT0 to INT7)
Interrupt condition
Each pin sets individually in the detection level configuration register (ELVR)
“H” / “L” level/rising edge/falling edge input “H” / “L” level input
Interrupt numbers
#15 (0F
H
) , #20 (14
H
) , #24 (18
H
) , #27 (1B
H
)
Interrupt control
The DTP/external interrupt enable register (ENIR) enables or prohibits interrupt request
output
Interrupt flag
Interrupt conditions stored by DTP/external interrupt condition register (EIRR)
Set EI
2
OS to prohibited (ICR : ISE
=
0)
Process selection
Set EI
2
OS to enabled (ICR : ISE
=
1)
After the EI
2
OS conducts automated data
forwarding the specified number of times,
branches to interrupt processing.
Processing
Branch to external interrupt process
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90540 | 16-bit Proprietary Microcontroller |
| MB90543GSPF | 16-bit Proprietary Microcontroller |
| MB90543GSPFV | 16-bit Proprietary Microcontroller |
| MB90545 | 16-bit Proprietary Microcontroller |
| MB90545G | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90495G_09 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90497 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller CMOS |
| MB90497G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90497GPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90497GPFM | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。