參數(shù)資料
型號(hào): MB90F574APMC1
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP120
封裝: 14 X 14 MM, 1.70 MM HEIGHT, 0.40 MM PITCH, PLASTIC, LQFP-120
文件頁(yè)數(shù): 97/120頁(yè)
文件大?。?/td> 2711K
代理商: MB90F574APMC1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MB90570A/570C Series
78
DS07-13701-9E
19. Low-power Consumption (Standby) Mode
The F2MC-16LX has the following CPU operating mode configured by selection of an operating clock and clock
operation control.
Clock mode
PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation
clock (HCLK).
Main clock mode:A mode in which the CPU and peripheral equipment are driven by divided-by-2 of the oscil
lation clock (HCLK).
The PLL multiplication circuits stops in the main clock mode.
CPU intermittent operation mode
The CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU
intermittently while external bus and peripheral functions are operated at a high-speed.
Hardware standby mode
The hardware standby mode is a mode for reducing power consumption by stopping clock supply to the CPU
by the low-power consumption control circuit, stopping clock supplies to the CPU and peripheral functions
(timebase timer mode), and stopping oscillation clock (stop mode, hardware standby mode). Of these modes,
modes other than the PLL clock mode are power consumption modes.
(1) Register Configuration
Clock select register (CKSCR)
Address
0000A1H
bit 7
bit 0
SCM
MCM
WS1
WS0
SCS
MCS
CS1
CS0
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
. ... .... ... .
(LPMCR)
R
R/W
Address
0000A0H
bit 15
bit 8
STP
SLP
SPL
RST
TMD
CG1
CG0
SSR
(CKSCR)
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
W
R/W
W
R/W
W
R/W
. .... ... ....
R/W:Readable and writable
R:Read only
W:Write only
Low-power consumption mode control register (LPMCR)
Initial value
00011000 B
Initial value
11111100 B
相關(guān)PDF資料
PDF描述
MB90583CPF 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
MB90F583CAPMC MICROCONTROLLER, PQFP100
MB90F584CAPMC MICROCONTROLLER, PQFP100
MB90583CAPF 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
MB90F584CPMC MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F583BPFR-GE1 制造商:FUJITSU 功能描述:
MB90F583BPMC-GE1 制造商:FUJITSU 功能描述:
MB90F583CAPFR-GE1 制造商:FUJITSU 功能描述:
MB90F591GPFR-GE1 制造商:FUJITSU 功能描述:
MB90F594APFR-GE1 制造商:FUJITSU 功能描述: