- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376149 > MB90F822PFM (Electronic Theatre Controls, Inc.) Scan Test Devices With Octal Bus Transceivers 28-LCCC -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90F822PFM |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Scan Test Devices With Octal Bus Transceivers 28-LCCC -55 to 125 |
| 中文描述： | 16位微控制器專(zhuān)有 |
| 文件頁(yè)數(shù)： | 63/98頁(yè) |
| 文件大小： | 1415K |
| 代理商： | MB90F822PFM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)
MB90820 Series
63
10. DTP/External Interrupts
The DTP/external interrupt circuit is activated by the signal supplied to a DTP/external interrupt pin. The CPU
accepts the signal using the same procedure it uses for normal hardware interrupts and generates external
interrupts or activates the extended intelligent I/O service (EI
2
OS).
Features of DTP/External Interrupt :
Total 8 external interrupt channels.
Two request levels (“H” and “L”) are provided for the intelligent I/O service.
Four request levels (rising edge, falling edge, “H” level and “L” level) are provided for external interrupt requests.
(1) Register configuration
15
14
13
12
11
10
9
8
R/W
0
Address: 0000031
H
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
DTP/Interrupt Source Register
EIRR
Initial value
Read/write
Bit
Address: 000030
H
7
6
5
4
3
2
1
0
DTP/Interrupt Enable Register
ENIR
Bit
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
Initial value
Read/write
EN7
EN6
EN3
EN2
EN1
EN0
EN5
ER7
ER6
ER5
ER4
ER3
ER2
ER1
ER0
EN4
15
14
13
12
11
10
9
8
R/W
0
Address: 0000033
H
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
Request Level Setting Register (Upper)
ELVRH
Initial value
Read/write
Bit
Address: 000032
H
7
6
5
4
3
2
1
0
Request Level Setting Register (Lower)
ELVRL
Bit
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
Initial value
Read/write
LB3
LA3
LB1
LA1
LB0
LA0
LB2
LB7
LA7
LB6
LA6
LB5
LA5
LB4
LA4
LA2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F822PFV | Scan Test Devices With Octal Bus Transceivers 24-CDIP -55 to 125 |
| MB90F823PF | Scan Test Devices With Octal Bus Transceivers 28-LCCC -55 to 125 |
| MB90F823PFM | Scan Test Devices With Octal Bus Transceivers 24-CDIP -55 to 125 |
| MB90F823PFV | 10-Bit Buffers/Drivers With 3-State Outputs 28-LCCC -55 to 125 |
| MB90822PFV | 10-Bit Buffers/Drivers With 3-State Outputs 24-CFP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F867APFR-G-SNE1 | 制造商:FUJITSU 功能描述: |
| MB90F867ASPF-GE1 | 制造商:FUJITSU 功能描述:IC 16BIT MCU I2C SMD QFP100 |
| MB90F867ASPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F867ASPFR-G-SPE1 | 制造商:FUJITSU 功能描述: |
| MB90F897PMCR-G-TE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。