- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376149 > MB90F823PF (Electronic Theatre Controls, Inc.) Scan Test Devices With Octal Bus Transceivers 28-LCCC -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90F823PF |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Scan Test Devices With Octal Bus Transceivers 28-LCCC -55 to 125 |
| 中文描述： | 16位微控制器專有 |
| 文件頁數(shù)： | 29/98頁 |
| 文件大?。?/td> | 1415K |
| 代理商： | MB90F823PF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
MB90820 Series
29
I
PERIPHERAL RESOURCES
1.
Low-power Consumption Control Circuit
The MB90820 series has the following CPU operating mode configured by selection of an operating clock and
clock operation control.
Clock mode
PLL clock mode : A PLL clock that is a multiple of the oscillation clock (HCLK) frequency is used to operate
the CPU and peripheral functions.
Main clock mode : The main clock, with a frequency one-half that of the oscillation clock (HCLK), is used to
operate the CPU and peripheral functions. In main clock mode, the PLL divide circuit
is inactive.
CPU intermittent operation mode
CPU intermittent operation mode causes the CPU to operate intermittently, while high-speed clock pulses are
supplied to peripheral functions, reducing power consumption. In CPU intermittent operation mode, clock
pulses are supplied intermittently to the CPU when it is accessing a register, internal memory, a peripheral
function, or an external unit.
Standby mode
In standby mode, the low power consumption control circuit reduces power consumption by stopping;
The supply of the clock to CPU (sleep mode)
CPU and peripheral functions (timebase timer mode)
The oscillation clock itself (stop mode)
PLL sleep mode
PLL sleep mode is activated to stop the CPU operating clock when the microcontroller enters PLL clock mode;
other components continue to operate on the PLL clock.
Main sleep mode
Main sleep mode is activated to stop the CPU operating clock when the microcontroller enters main clock
mode; other components continue to operate on the main clock.
PLL timebase timer mode
PLL timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, PLL
clock and timebase timer, to stop. All functions other than the timebase timer are deactivated.
Main timebase timer mode
Main timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, main
clock and the timebase timer, to stop. All functions other than the timebase timer are deactivated.
Stop mode
Stop mode causes the source oscillation to stop. All functions are deactivated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F823PFM | Scan Test Devices With Octal Bus Transceivers 24-CDIP -55 to 125 |
| MB90F823PFV | 10-Bit Buffers/Drivers With 3-State Outputs 28-LCCC -55 to 125 |
| MB90822PFV | 10-Bit Buffers/Drivers With 3-State Outputs 24-CFP -55 to 125 |
| MB90822 | 16-bit Proprietary Microcontroller |
| MB90822PF | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F867APFR-G-SNE1 | 制造商:FUJITSU 功能描述: |
| MB90F867ASPF-GE1 | 制造商:FUJITSU 功能描述:IC 16BIT MCU I2C SMD QFP100 |
| MB90F867ASPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F867ASPFR-G-SPE1 | 制造商:FUJITSU 功能描述: |
| MB90F897PMCR-G-TE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。