參數(shù)資料
型號(hào)： MB91F155APFV-G
元件分類： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP144
封裝： PLASTIC, LQFP-144
文件頁數(shù)： 28/108頁
文件大?。?/td> 2523K
代理商： MB91F155APFV-G
MB91350A Series
26
DS07-16503-5E
Prefetch
If prefetch is enabled in a area that is configured as little endian, limit access to the corresponding area to
word-length (32-bit) access.
Byte or halfword does not allow a proper access to data.
I/O Port Access
Ports can only be accessed in bytes.
Built-in RAM
Immediately after a reset is released, the internal RAM capacity restriction function begins operating, allowing
only 4 Kbytes to be used for both data and program execution irrespective of the on-chip RAM capacity.
Update the setting to clear the restriction function.
At least one NOP instruction is required immediately after updating this setting.
Please refer to the “MB91350A Series HARDWARE MANUAL CHAPTER 19 DATA INTERNAL RAM/INSTRUC-
TION INTERNAL RAM ACCESS RESTRICTION FUNCTIONS” for the details.
Flash Memory
In programming mode, Flash memory cannot be used for the interrupt vector table (However, a reset can be
performed) .
Notes on the PS Register
As the PS register is processed in advance by some instructions, when the debugger is being used, the following
exception handling may result in execution breaking in an interrupt handling routine or the displayed values of
the flags in the PS register being updated.
As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event,
the operation before and after the EIT always proceeds according to specification.
1. The following behavior may occur if any of the following occurs in the instruction immediately after a DIV0U/
DIV0S instruction :
(a) a user interrupt or NMI is accepted; (b) single-step execution is performed; or (c) execution breaks due
to a data event or from the emulator menu.
The D0 and D1 flags are updated in advance.
An EIT handling routine (user interrupt, NMI, or emulator) is executed.
Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are
updated to the same values as in (1).
2. The following behavior occurs when an ORCCR, STILM, MOV Ri or PS instruction is executed to enable a
user interrupt or NMI source while that interrupt is in the active state.
The PS register is updated in advance.
The EIT handling routine (user interrupt, NMI, or emulator) is executed.
Upon returning from the EIT, the above instructions are executed and the PS register is updated to the
same value as in (1).
相關(guān)PDF資料
PDF描述
MB91233LLGA-G-xxx-BNDE1 32-BIT, FLASH, 33.6 MHz, RISC MICROCONTROLLER, PQFP120
MB91233LPMC1-G-XXXE1 32-BIT, FLASH, 33.6 MHz, RISC MICROCONTROLLER, PQFP120
MB91F233APMC1-GE1 32-BIT, FLASH, 33.6 MHz, RISC MICROCONTROLLER, PQFP120
MB91F233LPMC1-GE1 32-BIT, FLASH, 33.6 MHz, RISC MICROCONTROLLER, PQFP120
MB91264BPF-G-XXXE1 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91F155PFV-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F158 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F158PFF-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F191A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F191APFF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*