參數(shù)資料
型號(hào): MB95F108AHSPFV
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-64
文件頁(yè)數(shù): 46/62頁(yè)
文件大?。?/td> 792K
代理商: MB95F108AHSPFV
MB95100AH Series
50
(Continued)
(Vcc
= 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = 40 °C to + 85 °C)
(Continued)
Parameter
Sym-
bol
Pin
name
Condition
Value*2
Unit
Remarks
Min
Max
SCL clock “L” width
tLOW
SCL0
R
= 1.7 k,
C
= 50 pF*1
(2
+ nm / 2) tMCLK 20
ns
Master mode
SCL clock “H” width
tHIGH
SCL0
(nm
/ 2) tMCLK 20
(nm
/ 2 ) tMCLK + 20
ns
Master mode
Start condition hold
time
tHD;STA
SCL0
SDA0
(
1 + nm / 2) tMCLK 20 (1 + nm) tMCLK + 20
ns
Master mode
Maximum value is
applied when m, n
= 1, 8.
Otherwise, the minimum
value is applied.
Stop condition setup
time
tSU;STO
SCL0
SDA0
(1
+ nm / 2) tMCLK 20 (1 + nm / 2) tMCLK + 20
ns
Master mode
Start condition setup
time
tSU;STA
SCL0
SDA0
(1
+ nm / 2) tMCLK 20 (1 + nm / 2) tMCLK + 20
ns
Master mode
Bus free time between
stop condition and
start condition
tBUF
SCL0
SDA0
(2 nm
+ 4) tMCLK 20
ns
Data hold time
tHD;DAT
SCL0
SDA0
3 tMCLK
20
ns
Master mode
Data setup time
tSU;DAT
SCL0
SDA0
(
2 + nm / 2) tMCLK 20 (1 + nm / 2) tMCLK + 20 ns
Master mode
When assuming that “L”
of SCL is not extended,
the minimum value is
applied to first bit of
continuous data.
Otherwise, the maximum
value is applied.
Setup time between
clearing interrupt and
SCL rising
tSU;INT SCL0
(nm
/ 2) tMCLK 20
(1 + nm
/ 2) tMCLK + 20
ns
Minimum value is
applied to interrupt at 9th
SCL
↓.
Maximum value is
applied to interrupt at 8th
SCL
↓.
SCL clock “L” width
tLOW
SCL0
4 tMCLK
20
ns
At reception
SCL clock “H” width
tHIGH
SCL0
4 tMCLK
20
ns
At reception
Start condition
detection
tHD;STA
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1 tMCLK
is used at reception
Stop condition
detection
tSU;STO
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1 tMCLK
is used at reception
Restart detection
condition
tSU;STA
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1 tMCLK
is used at reception
Bus free time
tBUF
SCL0
SDA0
2 tMCLK
20
ns
At reception
Data hold time
tHD;DAT
SCL0
SDA0
2 tMCLK
20
ns
At slave transmission
mode
Data setup time
tSU;DAT
SCL0
SDA0
tLOW
3 tMCLK 20
ns
At slave transmission
mode
相關(guān)PDF資料
PDF描述
MB95116APMC 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP52
MB95F118AWPV2 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQCC48
MB95F118AWPMC 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP52
MB95F118ASPMT 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP48
MB95F118AWPMT 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB95F108AHWPMC1-GSE2 制造商:FUJITSU 功能描述:
MB95F108AHWPMC1-G-SPE1 制造商:FUJITSU 功能描述:
MB95F108AHWPMC1-GS-SPE2 制造商:FUJITSU 功能描述:
MB95F108AJS 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers
MB95F108AJSPFM 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers