- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69023 > MB95F108AHSPFV (FUJITSU LTD) 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | MB95F108AHSPFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 47/62頁 |
| 文件大?。?/td> | 792K |
| 代理商： | MB95F108AHSPFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
MB95100AH Series
51
(Continued)
(Vcc
= 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = 40 °C to + 85 °C)
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.
*2 :
Refer to “ (2) Source Clock/Machine Clock” for tMCLK.
m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR) .
n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR) .
Actual timing of I2C is determined by m and n values set by the machine clock (tMCLK) and CS4 to CS0 of
ICCR0 register.
Standard-mode :
m and n can be set at the range : 0.9 MHz < tMCLK (machine clock) < 10 MHz.
Setting of m and n limits the machine clock that can be used below.
(m, n)
= (1, 8)
: 0.9 MHz < tMCLK
≤ 1 MHz
(m, n)
= (1, 22) , (5, 4) , (6, 4) , (7, 4) , (8, 4) : 0.9 MHz < tMCLK ≤ 2 MHz
(m, n)
= (1, 38) , (5, 8) , (6, 8) , (7, 8) , (8, 8) : 0.9 MHz < tMCLK ≤ 4 MHz
(m, n)
= (1, 98)
: 0.9 MHz < tMCLK
≤ 10 MHz
Fast-mode :
m and n can be set at the range : 3.3 MHz < tMCLK (machine clock) < 10 MHz.
Setting of m and n limits the machine clock that can be used below.
(m, n)
= (1, 8)
: 3.3 MHz < tMCLK
≤ 4 MHz
(m, n)
= (1, 22) , (5, 4) : 3.3 MHz < tMCLK ≤ 8 MHz
(m, n)
= (6, 4)
: 3.3 MHz < tMCLK
≤ 10 MHz
Parameter
Sym-
bol
Pin
name
Condition
Value*2
Unit
Remarks
Min
Max
Data hold time
tHD;DAT
SCL0
SDA0
R
= 1.7 k,
C
= 50 pF*1
0
ns
At reception
Data setup time
tSU;DAT
SCL0
SDA0
tMCLK
20
ns
At reception
SDA
↓→SCL↑
(at wake-up function)
tWAKEUP
SCL0
SDA0
Oscillation stabilization
wait time
+ 2 tMCLK 20
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95116APMC | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP52 |
| MB95F118AWPV2 | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQCC48 |
| MB95F118AWPMC | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP52 |
| MB95F118ASPMT | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP48 |
| MB95F118AWPMT | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB95F108AHWPMC1-GSE2 | 制造商:FUJITSU 功能描述: |
| MB95F108AHWPMC1-G-SPE1 | 制造商:FUJITSU 功能描述: |
| MB95F108AHWPMC1-GS-SPE2 | 制造商:FUJITSU 功能描述: |
| MB95F108AJS | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95F108AJSPFM | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。