- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69023 > MB95F128TPF 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB95F128TPF |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 3.35 MM HEIGHT, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 35/66頁 |
| 文件大?。?/td> | 824K |
| 代理商： | MB95F128TPF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
MB95120H Series
40
(2) Source Clock/Machine Clock
(VCC
= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = 40 °C to + 85 °C)
*1 : Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0) . This
source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0) , and it becomes
the machine clock. Further, the source clock can be selected as follows.
Main clock divided by 2
PLL multiplication of main clock (select from 1, 2, 2.5 multiplication)
Sub clock divided by 2
PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
*2 : Operation clock of the microcontroller. Machine clock can be selected as follows.
Source clock (no division)
Source clock divided by 4
Source clock divided by 8
Source clock divided by 16
Parameter
Sym-
bol
Pin
name
Value
Unit
Remarks
Min
Typ
Max
Source clock cycle time*1
(Clock before setting
division)
tSCLK
100
2000
ns
When using main clock
Min : FCH
= 10 MHz, PLL multiplied
by 1
Max : FCH
= 1 MHz, divided by 2
7.6
61.0
s
When using sub clock
Min : FCL
= 32 kHz, PLL multiplied
by 4
Max : FCL
= 32 kHz, divided by 2
Source clock frequency
FSP
0.5
10.0
MHz When using main clock
FSPL
16.384
131.072
kHz When using sub clock
Machine clock cycle time*2
(Minimum instruction
execution time)
tMCLK
100
32000
ns
When using main clock
Min : FSP
= 10 MHz, no division
Max : FSP
= 0.5 MHz, divided by 16
7.6
976.5
s
When using sub clock
Min : FSPL
= 131 kHz, no division
Max : FSPL
= 16 kHz, divided by 16
Machine clock frequency
FMP
0.031
10.000
MHz When using main clock
FMPL
1.024
131.072
kHz When using sub clock
FCH
(main oscillation)
FCL
(sub oscillation)
Divided by 2
Main PLL
× 1
× 2
× 2.5
Divided by 2
Sub PLL
× 2
× 3
× 4
SCLK
(source clock)
Clock mode select bit
(SYCC: SCS1, SCS0)
MCLK
(machine clock)
Division
circuit
× 1
× 1/4
× 1/8
× 1/16
Outline of clock generation block
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95F128HPF | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| MB95F128TPFV | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| MB95F128HPFV | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP100 |
| MB95F146SPMC | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP32 |
| MB95F146WPMC | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB95F133JBS | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F133JBSPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F133JBSPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F133JBSPFV-GE1 | 制造商:FUJITSU 功能描述:MCU 8-BIT 8FX 8K FLASH SSOP30 制造商:FUJITSU 功能描述:MCU, 8-BIT, 8FX, 8K FLASH, SSOP30 |
| MB95F133JBW | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復。