參數(shù)資料
型號(hào)： MB95F564KWQN-G-JNERE1
廠商： FUJITSU LTD
元件分類： 微控制器/微處理器
英文描述： MICROCONTROLLER, PQCC32
封裝： 5 X 5 MM, 0.80 MM HEIGHT, PLASTIC, M19, QFN-32
文件頁(yè)數(shù)： 47/84頁(yè)
文件大小： 3929K
代理商： MB95F564KWQN-G-JNERE1
MB95560H/570H/580H Series
DS702-00010-1v0-E
51
(2) Source Clock / Machine Clock
(VCC = 5.0 V
± 10%, VSS = 0.0 V, TA = 40°C to + 85°C)
*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio
select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the
division ratio set by the machine clock division ratio select bits (SYCC
:DIV1, DIV0). In addition, a source
clock can be selected from the following.
Main clock divided by 2
PLL multiplication of main clock (Select a multiplier from 2, 2.5, 3 and 4.)
Main CR clock
Subclock divided by 2
Sub-CR clock divided by 2
*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
Source clock (no division)
Source clock divided by 4
Source clock divided by 8
Source clock divided by 16
Parameter
Symbol
Pin
name
Value
Unit
Remarks
Min
Typ
Max
Source clock
cycle time*1
tSCLK
—
61.5
—
2000
ns
When the main external clock is used
Min: FCH = 32.5 MHz, divided by 2
Max: FCH = 1 MHz, divided by 2
62.5
—
1000
ns
When the main CR clock is used
Min: FCRH = 4 MHz, multiplied by 4
Max: FCRH = 4 MHz, divided by 4
—61—
s
When the sub-oscillation clock is used
FCL = 32.768 kHz, divided by 2
—20—
s
When the sub-CR clock is used
FCRL = 100 kHz, divided by 2
Source clock
frequency
FSP
—
0.5
—
16.25
MHz When the main oscillation clock is used
—
4
—
MHz When the main CR clock is used
FSPL
—
16.384
—
kHz When the sub-oscillation clock is used
—
50
—
kHz
When the sub-CR clock is used
FCRL = 100 kHz, divided by 2
Machine clock
cycle time*2
(minimum
instruction
execution
time)
tMCLK
—
61.5
—
32000
ns
When the main oscillation clock is used
Min: FSP = 16.25 MHz, no division
Max: FSP = 0.5 MHz, divided by 16
250
—
1000
ns
When the main CR clock is used
Min: FSP = 4 MHz, no division
Max: FSP = 4 MHz, divided by 4
61
—
976.5
s
When the sub-oscillation clock is used
Min: FSPL = 16.384 kHz, no division
Max: FSPL = 16.384 kHz, divided by 16
20
—
320
s
When the sub-CR clock is used
Min: FSPL = 50 kHz, no division
Max: FSPL = 50 kHz, divided by 16
Machine clock
frequency
FMP
—
0.031
—
16.25
MHz When the main oscillation clock is used
0.25
—
16
MHz When the main CR clock is used
FMPL
1.024
—
16.384
kHz When the sub-oscillation clock is used
3.125
—
50
kHz
When the sub-CR clock is used
FCRL = 100 kHz
相關(guān)PDF資料
PDF描述
MB95F582HWQN-G-JNERE1 MICROCONTROLLER, PQCC32
MB95F582KPFT-G-JNE2 MICROCONTROLLER, PDSO16
MB95F574KPF-G-JNE2 MICROCONTROLLER, PDSO8
MB95F582KWQN-G-JNERE1 MICROCONTROLLER, PQCC32
MB95F562KWQN-G-JNE1 MICROCONTROLLER, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB95F636HP-ES-SH-SNE2 制造商:FUJITSU 功能描述:8-bit MCU
MB95F636HPMC-ES-SNE2 制造商:FUJITSU 功能描述:8-bit FX series microcontroller
MB95F636HWQN-ES-SNE1 制造商:FUJITSU 功能描述:8-bit MCU
MB95F636KP-ES-SH-SNE2 制造商:FUJITSU 功能描述:8-bit FX series microcontroller
MB95F636KPMC-ES-SNE2 制造商:FUJITSU 功能描述:8-bit FX series microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*