參數資料
型號: MB95F564KWQN-G-JNERE1
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, PQCC32
封裝: 5 X 5 MM, 0.80 MM HEIGHT, PLASTIC, M19, QFN-32
文件頁數: 54/84頁
文件大?。?/td> 3929K
代理商: MB95F564KWQN-G-JNERE1
MB95560H/570H/580H Series
58
DS702-00010-1v0-E
Sampling is executed at the falling edge of the sampling clock*1, and serial clock delay is disabled*2.
(ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)
(VCC = 5.0 V
± 10%, VSS = 0.0 V, TA = 40°C to + 85°C)
*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or
a falling edge of the serial clock.
*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.
Parameter
Symbol Pin name
Condition
Value
Unit
Min
Max
Serial clock cycle time
tSCYC
SCK
Internal clock
operation output pin:
CL = 80 pF
+ 1 TTL
5 tMCLK*3
—ns
SCK
↑→ SOT delay time
tSHOVI
SCK, SOT
50
+ 50
ns
Valid SIN
→ SCK ↓
tIVSLI
SCK, SIN
tMCLK*3
+ 80
ns
SCK
↓→ valid SIN hold time
tSLIXI
SCK, SIN
0
ns
Serial clock “H” pulse width
tSHSL
SCK
External clock
operation output pin:
CL = 80 pF
+ 1 TTL
3 tMCLK*3
tR
—ns
Serial clock “L” pulse width
tSLSH
SCK
tMCLK*3
+ 10
ns
SCK
↑→ SOT delay time
tSHOVE
SCK, SOT
2 tMCLK*3
+ 60 ns
Valid SIN
→ SCK ↓
tIVSLE
SCK, SIN
30
ns
SCK
↓→ valid SIN hold time
tSLIXE
SCK, SIN
tMCLK*3
+ 30
ns
SCK fall time
tF
SCK
10
ns
SCK rise time
tR
SCK
10
ns
相關PDF資料
PDF描述
MB95F582HWQN-G-JNERE1 MICROCONTROLLER, PQCC32
MB95F582KPFT-G-JNE2 MICROCONTROLLER, PDSO16
MB95F574KPF-G-JNE2 MICROCONTROLLER, PDSO8
MB95F582KWQN-G-JNERE1 MICROCONTROLLER, PQCC32
MB95F562KWQN-G-JNE1 MICROCONTROLLER, PQCC32
相關代理商/技術參數
參數描述
MB95F636HP-ES-SH-SNE2 制造商:FUJITSU 功能描述:8-bit MCU
MB95F636HPMC-ES-SNE2 制造商:FUJITSU 功能描述:8-bit FX series microcontroller
MB95F636HWQN-ES-SNE1 制造商:FUJITSU 功能描述:8-bit MCU
MB95F636KP-ES-SH-SNE2 制造商:FUJITSU 功能描述:8-bit FX series microcontroller
MB95F636KPMC-ES-SNE2 制造商:FUJITSU 功能描述:8-bit FX series microcontroller