參數(shù)資料
型號(hào)： MBM29DL640E80
廠商： Fujitsu Limited
英文描述： 64 M (8 M X 8/4 M X 16) BIT Dual Operation
中文描述： 64米（8的MX 8 / 4的MX 16）位雙操作
文件頁(yè)數(shù)： 12/71頁(yè)
文件大?。?/td> 913K
代理商： MBM29DL640E80
MBM29DL640E
80/90/12
12
(Continued)
*1:This command is valid during Fast Mode.
*2:This command is valid while RESET
=
V
ID
.
*3:This command is valid during Hi-ROM mode.
*4:The data “00h” is also acceptable.
Address bits A
21
to A
11
=
X
=
“H” or “L” for all address commands except or Program Address (PA) , Sector
Address (SA) , Bank Address (BA) and Sector Group Address (SPA) .
2.
Bus operations are defined in Tables 2 and 3.
3.
RA
=
Address of the memory location to be read
PA
=
Address of the memory location to be programmed
Addresses are latched on the falling edge of the write pulse.
SA
=
Address of the sector to be erased. The combination of A
21
, A
20
, A
19
, A
18
, A
17
, A
16
, A
15
, A
14
, A
13
and
A
12
will uniquely select any sector.
BA
=
Bank Address. Address setted by A
21
, A
20
, A
19
will select Bank A, Bank B, Bank C and Bank D.
4.
RD
=
Data read from location RA during read operation.
PD
=
Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
5.
SPA
=
Sector group address to be protected. Set sector group address and (A
6
, A
3
, A
2
, A
1
, A
0
)
=
(0, 0, 0, 1, 0) .
SD
=
Sector group protection verify data. Output 01h at protected sector group addresses and output
00h at unprotected sector group addresses.
6.
HRA
=
Address of the Hi-ROM area
Word Mode : 000000h to 00007Fh
Byte Mode : 000000h to 0000FFh
7.
HRBA
=
Bank Address of the Hi-ROM area (A
21
=
A
20
=
A
19
=
V
IL
)
8.
The system should generate the following address patterns:
Word Mode : 555h or 2AAh to addresses A
10
to A
0
Byte Mode : AAAh or 555h to addresses A
10
to A
0
, and A
-1
9.
Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
Notes : 1.
Command
Sequence
Bus
Write
Cy-
cles
Req’d
First Bus
Write Cycle
Second Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write
Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data
Hi-ROM
Entry
Word
3
555h
AAh
2AAh
55h
555h
88h
—
—
—
—
—
—
Byte
AAAh
555h
AAAh
Hi-ROM
Program *
3
Word
4
555h
AAh
2AAh
55h
555h
A0h
(HRA)
PA
PD
—
—
—
—
Byte
AAAh
555h
AAAh
Hi-ROM
Exit *
3
Word
4
555h
AAh
2AAh
55h
(HRBA)
555h
90h
XXXh
00h
—
—
—
—
Byte
AAAh
555h
(HRBA)
AAAh
相關(guān)PDF資料
PDF描述
MBM29DL640E80PBT 64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E80TN 64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E80TR 64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E90 64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E90PBT 64 M (8 M X 8/4 M X 16) BIT Dual Operation
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29DL640E80PBT 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E80TN 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E80TR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E90 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation
MBM29DL640E90PBT 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*