- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377941 > MBM29DL640E80PBT (FUJITSU LTD) 64 M (8 M X 8/4 M X 16) BIT Dual Operation PDF資料下載
參數(shù)資料
| 型號： | MBM29DL640E80PBT |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| 中文描述： | 4M X 16 FLASH 3V PROM, 80 ns, PBGA63 |
| 封裝： | PLASTIC, FBGA-63 |
| 文件頁數(shù)： | 3/71頁 |
| 文件大?。?/td> | 913K |
| 代理商： | MBM29DL640E80PBT |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MBM29DL640E
80/90/12
3
I
FEATURES
0.23
μ
m Process Technology
Simultaneous Read/Write operations (Dual Bank)
FlexBank
TM
Bank A : 8 Mbit (8 KB
×
8 and 64 KB
×
15)
Bank B : 24 Mbit (64 KB
×
48)
Bank C : 24 Mbit (64 KB
×
48)
Bank D : 8 Mbit (8 KB
×
8 and 64 KB
×
15)
Two virtual Banks are chosen from the combination of four physical banks (Refer to Table 9, 10)
Host system can program or erase in one bank, and then read immediately and simultaneously from the other
bank with zero latency between read and write operations.
Read-while-erase
Read-while-program
Single 3.0 V read, program, and erase
Minimized system level power requirements
Compatible with JEDEC-standard commands
Uses the same software commands as E
2
PROMs
Compatible with JEDEC-standard world-wide pinouts
48-pin TSOP (I) (Package suffix : TN
Normal Bend Type, TR
Reversed Bend Type)
63-ball FBGA (Package suffix : PBT)
Minimum 100,000 program/erase cycles
High performance
80 ns maximum access time
Sector erase architecture
Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word mode
Sixteen 8 Kbyte and one hundred twenty-six 64 Kbyte sectors in byte mode
Any combination of sectors can be concurrently erased. It also supports full chip erase.
Hidden ROM (Hi-ROM) region
256 byte of Hi-ROM, accessible through a new “Hi-ROM Enable” command sequence
Factory serialized and protected to provide a secure electronic serial number (ESN)
WP/ACC input pin
At V
IL
, allows protection of “outermost” 2
×
8 Kbytes on both ends of boot sectors, regardless of sector protection/
unprotection status
At V
IH
, allows removal of boot sector protection
At V
ACC
, increases program performance
Embedded Erase
TM
Algorithms
Automatically preprograms and erases the chip or any sector
Embedded Program
TM
Algorithms
Automatically writes and verifies data at specified address
(Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29DL640E80TN | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E80TR | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E90 | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E90PBT | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E90TN | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29DL640E80TN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E80TR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E90PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E90TN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。