參數(shù)資料
型號(hào): MBM29DL800TA-70
廠商: Fujitsu Limited
英文描述: 8M (1M X 8/512K X 16) BIT
中文描述: 800萬(100萬X 8/512K × 16)位
文件頁(yè)數(shù): 18/59頁(yè)
文件大小: 600K
代理商: MBM29DL800TA-70
MBM29DL800TA
-70/-90/-12
/MBM29DL800BA
-70/-90/-12
18
*1: This command is valid while Fast Mode.
*2: This command is valid while RESET=V
ID
.
*3: This data "00H" is also acceptable.
Notes:
1. Address bits A
12
to A
18
= X = “H” or “L” for all address commands except or Program Address (PA), Sector
Address (SA), and Bank Address (BA).
2. Bus operations are defined in Tables 2 and 3.
3. RA = Address of the memory location to be read
PA = Address of the memory location to be programmed
Addresses are latched on the falling edge of the write pulse.
SA = Address of the sector to be erased. The combination of A
18
, A
17
, A
16
, A
15
, A
14
, A
13
, and A
12
will
uniquely select any sector.
BA = Bank Address (A
16
to A
18
)
4. RD =Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
5. SPA =Sector address to be protected. Set sector address (SA) and (A
6
, A
1
, A
0
) = (0, 1, 0).
SD = Sector protection verify data. Output 01H at protected sector addresses and output 00H at
unprotected sector addresses.
6. The system should generate the following address patterns:
Word Mode: 555H or 2AAH to addresses A
0
to A
11
Byte Mode: AAAH or 555H to addresses A
–1
and A
0
to A
11
7. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
Table 8 MBM29DL800TA/BA Command Definitions
Command
Sequence
Bus
Write
Cycles
Req’d
First Bus
Write Cycle
Second Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write
Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data
Read/Reset
Word
Byte
Word
Byte
1
XXXH F0H
Read/Reset
3
555H
AAAH
AAH
2AAH
555H
55H
555H
AAAH
(BA)
555H
(BA)
AAAH
555H
AAAH
555H
AAAH
555H
AAAH
555H
AAAH
F0H
RA
RD
Autoselect
Word
3
555H
AAH
2AAH
55H
90H
Byte
AAAH
555H
Program
Word
Byte
Word
Byte
Word
Byte
4
555H
AAAH
555H
AAAH
555H
AAAH
BA
BA
555H
AAAH
XXXH
XXXH
BA
BA
AAH
2AAH
555H
2AAH
555H
2AAH
555H
2AAH
555H
55H
A0H
PA
PD
Chip Erase
6
AAH
55H
80H
555H
AAAH
555H
AAAH
AAH
2AAH
555H
2AAH
555H
55H
555H
AAAH
10H
Sector Erase
6
AAH
55H
80H
AAH
55H
SA
30H
Erase Suspend
Erase Resume
1
1
B0H
30H
Set to
Fast Mode
Word
Byte
Word
Byte
Word
Byte
Word
Byte
3
AAH
55H
20H
Fast
Program *
1
2
A0H
PA
PD
Reset from
Fast Mode *
1
2
90H
XXXH F0H
XXXH
*
3
Extended
Sector
Protect*
2
4
XXXH
60H
SPA
60H
SPA
40H
SPA
SD
相關(guān)PDF資料
PDF描述
MBM29DL800TA-90 8M (1M X 8/512K X 16) BIT
MBM29F002BC 2M (256K X 8) BIT
MBM29F002BC-55 2M (256K X 8) BIT
MBM29F002BC-70 2M (256K X 8) BIT
MBM29F002BC-90 2M (256K X 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29DL800TA-70PBT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8 / 512K x 16) BIT
MBM29DL800TA-70PBT-SF2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8 / 512K x 16) BIT
MBM29DL800TA-70PFTN 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8 / 512K x 16) BIT
MBM29DL800TA-70PFTR 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8 / 512K x 16) BIT
MBM29DL800TA-90 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT