參數(shù)資料
型號(hào): MBM29F016A-90
廠(chǎng)商: Fujitsu Limited
英文描述: 16M (2M X 8) BIT
中文描述: 1,600(2米× 8)位
文件頁(yè)數(shù): 19/43頁(yè)
文件大?。?/td> 458K
代理商: MBM29F016A-90
19
MBM29F016A
-70/-90/-12
Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to V
CC
.
RESET
Hardware Reset
The MBM29F016A device may be reset by driving the RESET pin to V
IL
. The RESET pin must be kept low (V
IL
)
for at least 500 ns. Any operation in progress will be terminated and the internal state machine will be reset to
the read mode 20
μ
s after the RESET pin is driven low. If a hardware reset occurs during a program operation,
the data at that particular location will be indeterminate.
When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be
accessed. Also, note that all the data output pins are tri-stated for the duration of the RESET pulse. Once the
RESET pin is taken high, the device requires t
RH
of wake up time until outputs are valid for read access.
The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded
Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system’s
microprocessor to read the boot-up firmware from the Flash memory.
Data Protection
The MBM29F016A is designed to offer protection against accidental erasure or programming caused by spurious
system level signals that may exist during power transitions. During power up the device automatically resets
the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory
contents only occurs after successful completions of specific multi-bus cycle command sequences.
The device also incorporates several features to prevent inadvertent write cycles resulting from V
CC
power-up
and power-down transitions or system noise.
Low V
CC
Write Inhibit
To avoid initiation of a write cycle during V
CC
power-up and power-down, a write cycle is locked out for V
CC
less
than 3.2 V (typically 3.7 V). If V
CC
< V
LKO
, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until
the V
CC
level is greater than V
LKO
. It is the users responsibility to ensure that the control pins are logically correct
to prevent unintentional writes when V
CC
is above 3.2 V.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.
Logical Inhibit
Writing is inhibited by holding any one of OE = V
IL
, CE = V
IH
or WE = V
IH
. To initiate a write cycle CE and WE
must be a logical zero while OE is a logical one.
Power-Up Write Inhibit
Power-up of the device with WE = CE = V
IL
and OE = V
IH
will not accept commands on the rising edge of WE.
The internal state machine is automatically reset to the read mode on power-up.
相關(guān)PDF資料
PDF描述
MBM29F016 16M (2M ×8) Bit Flash Memory( 單5V 電源電壓2M ×8位閃速存儲(chǔ)器)
MBM29F017-12 16M (2M ×8) Bit Flash Memory( 單5V 電源電壓2M ×8閃速存儲(chǔ)器)
MBM29F017-90 16M (2M ×8) Bit Flash Memory( 單5V 電源電壓2M ×8閃速存儲(chǔ)器)
MBM29F017A 2.2A, 2.7-5.5V Single Hot-Swap IC Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC -40 to 85
MBM29F017A-70PFTN 16M (2M X 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29F016A-90PFTN 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT
MBM29F016A-90PFTR 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8) BIT
MBM29F017A 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT
MBM29F017A-12 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8) BIT
MBM29F017A-12PFTN 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT