- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377943 > MBM29F033C-70PTR (FUJITSU LTD) 32M (4M X 8) BIT PDF資料下載
參數(shù)資料
| 型號： | MBM29F033C-70PTR |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | 32M (4M X 8) BIT |
| 中文描述： | 4M X 8 FLASH 5V PROM, 70 ns, PDSO40 |
| 封裝： | PLASTIC, REVERSE, TSOP1-40 |
| 文件頁數(shù)： | 22/46頁 |
| 文件大小： | 478K |
| 代理商： | MBM29F033C-70PTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
22
MBM29F033C
-70/-90/-12
RESET
Hardware Reset
The MBM29F033C device may be reset by driving the RESET pin to V
IL
. The RESET pin must be kept low (V
IL
)
for at least 500 ns. Any operation in progress will be terminated and the internal state machine will be reset to
the read mode 20 ms after the RESET pin is driven low. If a hardware reset occurs during a program operation,
the data at that particular location will be indeterminate.
When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be
accessed. Also, note that all the data output pins are tristated for the duration of the RESET pulse. Once the
RESET pin is taken high, the device requires t
RH
ns of wake up time until outputs are valid for read access.
The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded
Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system’s
microprocessor to read the boot-up firmware from the Flash memory.
Data Protection
The MBM29F033C is designed to offer protection against accidental erasure or programming caused by spurious
system level signals that may exist during power transitions. During power up the device automatically resets
the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory
contents only occurs after successful completions of specific multi-bus cycle command sequences.
The device also incorporates several features to prevent inadvertent write cycles resulting from V
CC
power-up
and power-down transitions or system noise.
Low V
CC
Write Inhibit
To avoid initiation of a write cycle during V
CC
power-up and power-down, a write cycle is locked out for V
CC
less
than V
LKO
(typically 3.7 V). If V
CC
< V
LKO
, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until
the V
CC
level is greater than V
LKO
. It is the users responsibility to ensure that the control pins are logically correct
to prevent unintentional writes when V
CC
is above 3.2 V.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.
Logical Inhibit
Writing is inhibited by holding any one of OE = V
IL
, CE = V
IH
or WE = V
IH
. To initiate a write cycle CE and WE
must be a logical zero while OE is a logical one.
Power-Up Write Inhibit
Power-up of the device with WE = CE = V
IL
and OE = V
IH
will not accept commands on the rising edge of WE.
The internal state machine is automatically reset to the read mode on power-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29F033C-90 | 32M (4M X 8) BIT |
| MBM29F033C-90PTN | 32M (4M X 8) BIT |
| MBM29F033C-90PTR | 32M (4M X 8) BIT |
| MBM29F033C-12 | 32M (4M X 8) BIT |
| MBM29F033C-12PTN | 32M (4M X 8) BIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29F033C-90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT |
| MBM29F033C-90PTN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT |
| MBM29F033C-90PTN-SFL | 制造商:Spansion 功能描述:NOR Flash Parallel 5V 32Mbit 4M x 8bit 90ns 40-Pin TSOP-I |
| MBM29F033C-90PTN-SFLE1 | 制造商:Spansion 功能描述:NOR Flash Parallel 5V 32Mbit 4M x 8bit 90ns 40-Pin TSOP-I |
| MBM29F033C-90PTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。