- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377947 > MBM29LV004TC-70PTR (FUJITSU LTD) 4M (512K X 8) BIT PDF資料下載
參數資料
| 型號： | MBM29LV004TC-70PTR |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | 4M (512K X 8) BIT |
| 中文描述： | 512K X 8 FLASH 3V PROM, 70 ns, PDSO40 |
| 封裝： | PLASTIC, REVERSE, TSOP1-40 |
| 文件頁數： | 14/52頁 |
| 文件大?。?/td> | 442K |
| 代理商： | MBM29LV004TC-70PTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MBM29LV004TC
-70/-90/-12
/MBM29LV004BC
-70/-90/-12
14
Notes:
1. Address bits A
15
to A
18
= X = “H” or “L” for all address commands except or Program Address (PA) and
Sector Address (SA)
2. Bus operations are defined in Table 2.
3. RA = Address of the memory location to be read
PA = Address of the memory location to be programmed
Addresses are latched on the falling edge of the write pulse.
SA = Address of the sector to be erased. The combination of A
18
, A
17
, A
16
, A
15
, A
14
, and A
13
will
uniquely select any sector.
4. RD =Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
5. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
Table 6 MBM29LV004TC/004BC Standard Command Definitions
Command
Sequence
Bus
Write
Cycles
Req’d
First Bus
Write Cycle
Second Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write
Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data
Read/Reset
1
XXXH F0H
—
—
—
—
—
—
—
—
—
—
Read/Reset
3
555H
AAH
2AAH
55H
555H
F0H
RA
RD
—
—
—
—
Autoselect
3
555H
AAH
2AAH
55H
555H
90H
—
—
—
—
—
—
Program
4
555H
AAH
2AAH
55H
555H
A0H
PA
PD
—
—
—
—
Chip Erase
6
555H
AAH
2AAH
55H
555H
80H
555H
AAH
2AAH
55H
555H
10H
Sector Erase
6
555H
AAH
2AAH
55H
555H
80H
555H
AAH
2AAH
55H
SA
30H
Sector Erase Suspend
Erase can be suspended during sector erase with Addr. (“H” or “L”). Data (B0H)
Sector Erase Resume
Erase can be resumed after suspend with Addr. (“H” or “L”). Data (30H)
相關PDF資料 |
PDF描述 |
|---|---|
| MBM29LV004TC-90 | 4M (512K X 8) BIT |
| MBM29LV004TC-90PTN | 4M (512K X 8) BIT |
| MBM29LV004TC-90PTR | 4M (512K X 8) BIT |
| MBM29LV004B | CMOS 4M (512K ×8) Bit Flash Memory( 單5V 電源電壓512K ×8位閃速存儲器) |
| MBM29LV004T | CMOS 4M (512K ×8) Bit Flash Memory( 單5V 電源電壓512K ×8位閃速存儲器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MBM29LV004TC-90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8) BIT |
| MBM29LV004TC-90PNS | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8) BIT |
| MBM29LV004TC-90PTN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8) BIT |
| MBM29LV004TC-90PTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8) BIT |
| MBM29LV008BA | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。