參數(shù)資料
型號(hào): MBM29LV017-90PBT-SF2
廠商: FUJITSU LTD
元件分類: DRAM
英文描述: RP Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 15V; Output Voltage (Vdc): 24V; Power: 1W; Pot-Core Transformer - separated windings; High 5.2kVDC Isolation in compact size; Optional Continuous Short Circuit Protected; Pin Compatible with RH & RK Series; Approved for Medical Applications; UL and EN Safety Approvals; Efficiency to 82%
中文描述: 2M X 8 FLASH 3V PROM, 90 ns, PBGA48
封裝: PLASTIC, FBGA-48
文件頁數(shù): 23/52頁
文件大?。?/td> 600K
代理商: MBM29LV017-90PBT-SF2
23
MBM29LV017
-80/-90/-12
Data Protection
The MBM29LV017 is designed to offer protection against accidental erasure or programming caused by spurious
system level signals that may exist during power transitions. During power up the device automatically resets
the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory
contents only occurs after successful completion of specific multi-bus cycle command sequences.
The devices also incorporates several features to prevent inadvertent write cycles resulting form V
CC
power-up
and power-down transitions or system noise.
Low V
CC
Write Inhibit
To avoid initiation of a write cycle during V
CC
power-up and power-down, a write cycle is locked out for V
CC
less
than 2.3 V (typically 2.4 V). If V
CC
< V
LKO
, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition the device will reset to the Read mode. Subsequent writes will be ignored
until the V
CC
level is greater than V
LKO
. It is the users responsibility to ensure that the control pins are logically
correct to prevent unintentional writes when V
CC
is above 2.3 V.
If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.
Logical Inhibit
Writing is inhibited by holding any one of OE = V
IL
, CE = V
IH
, or WE = V
IH
. To initiate a write cycle CE and WE
must be a logical zero while OE is a logical one.
Power-up Write Inhibit
Power-up of the device with WE = CE = V
IL
and OE = V
IH
will not accept commands on the rising edge of WE.
The internal state machine is automatically reset to the read mode on power-up.
相關(guān)PDF資料
PDF描述
MBM29LV017-80PTN HF full bridge driver IC
MBM29LV017-80PTR 600 V CCFL ballast driver IC
MBM29LV017-90PBT Half bridge control IC for CCFL backlighting
MBM29LV017-90PTN Half bridge control IC for CCFL backlighting
MBM29LV017-90PTR 16M (2M X 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29LV017-90PTN 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT
MBM29LV017-90PTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT
MBM29LV080A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-12 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-12PTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT