- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371008 > MC13081X (Motorola, Inc.) Multimode Color Monitor Horizontal, Vertical, and Video Combination Processor PDF資料下載
參數(shù)資料
| 型號： | MC13081X |
| 廠商： | Motorola, Inc. |
| 英文描述： | Multimode Color Monitor Horizontal, Vertical, and Video Combination Processor |
| 中文描述： | 多模彩色顯示器水平，垂直和視頻處理器組合 |
| 文件頁數(shù)： | 16/20頁 |
| 文件大?。?/td> | 235K |
| 代理商： | MC13081X |
MC13081X
16
MOTOROLA ANALOG IC DEVICE DATA
Figure 8.
Flyback Threshold = 0.7 V
Video Input
Video Output
Blanking Width
Clamp Pulse Position
Black Level Ref
In case 2, composite sync is used instead of VTTL and
HTTL sync, the clamp pulse is located at the backporch of
the video signal, and the width of the clamp pulse is
calculated as follows:
Clamp Pulse Width
64 x Line1
Blanking Width = Sync Width + Clamp Pulse Width
+ Flyback Threshold (0.7 V) (See Figure 8)
From the above diagram, it can be seen that the horizontal
position adjustment is basically the same as case 1 except
slightly wider with the addition of clamp pulse blanking.
8. Horizontal Timing Relationship for Phase Detector 2
The following paragraphs explain the PLL2 mechanism.
Figure 9 portrays the timing signals of various parts of the IC.
In using the H–Sync pulse, which is generated from PLL1,
a horizontal ramp 1 signal is created. H–Ramp1 starts at
1/4th line before H–Sync and the ramping slope is directly
proportional to horizontal frequency. The lower tip of this
ramp is at approximately 1.2 V, and the amplitude is about
4.2 V. By adjusting the dc bias to the H–Phase control, a
pulse waveform is derived from this H–Ramp1.
A phase detector is used to compare the phase between
the pulse generated above, and the incoming flyback pulse.
An integrating capacitor is applied to generate a dc voltage.
This dc voltage, PD2F output, is used to slice the H–Ramp1
signal in order to generate Comp2 output pulse.
A second ramp signal, H–Ramp2, is triggered from this
Comp2 output. By applying a dc voltage (H–Width control) to
H–Ramp2, the Comp3 output pulses are generated.
The H–Drive output is formed by the rising edge of Comp2
output and the rising edge of Comp3 output.
It can be seen from Figure 9, if the H–Phase control is over
or under driven, it will reach the upper/lower tip of H–Ramp1,
and thus PLL2 will be disturbed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC1309 | PHASE LOCK LOOP FM STEREO DEMODULATOR |
| MC1309P | PHASE LOCK LOOP FM STEREO DEMODULATOR |
| MC13109A | UNIVERSAL CORDLESS TELEPHONE SUBSYSTEM IC |
| MC13109AFB | UNIVERSAL CORDLESS TELEPHONE SUBSYSTEM IC |
| MC13109AFTA | UNIVERSAL CORDLESS TELEPHONE SUBSYSTEM IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC13081XB | 制造商:Panasonic Industrial Company 功能描述:IC |
| MC1309 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PHASE LOCK LOOP FM STEREO DEMODULATOR |
| MC1309P | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:PHASE LOCK LOOP FM STEREO DEMODULATOR |
| MC-130A-AC400V | 制造商:Altech Corporation 功能描述: |
| MC130P | 制造商:Panasonic Industrial Company 功能描述:DUST BAG MC-130P |
發(fā)布緊急采購，3分鐘左右您將得到回復。