參數(shù)資料
型號(hào): MC13224VR2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99
封裝: 9.50 X 9.50 MM, 1.20 MM HEIGHT, ROHS COMPLIANT, LGA-99
文件頁(yè)數(shù): 41/54頁(yè)
文件大小: 490K
代理商: MC13224VR2
MC1322x Technical Data, Rev. 1.3
46
Freescale Semiconductor
Table 20. I2C Signal AC Specifications1
1 All values referred to V
IHmin and VILmax levels
Parameter
Symbol
Standard-Mode
Fast-Mode
Unit
Min
Max
Min
Max
SCL clock frequency (when source)
fSCL
0
100
0
150
kHz
Hold time (repeated) START condition.
After this period, the first clock pulse is generated
tHD;STA
4.0
-
0.6
-
μs
LOW period of the SCL clock
tLOW
4.7
-
1.3
-
μs
HIGH period of the SCL clock
tHIGH
4.0
-
0.6
-
μs
Set-up time for a repeated START condition
tSU;STA
4.7
-
0.6
-
μs
Data hold time
tSHD;DAT
02
2 A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
IHmin of the SCL
signal) to bridge the undefined region of the falling edge of SCL.
3.453
3 The maximum t
HD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
μs
Data setup time
tSU:DAT
250
-
1004
4 A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t
SU;DAT >= 250 ns
must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal.
If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max
+ tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line is
released.
-ns
Rise time for both SDA and SCL signals
tr
-
1000
20 +
0.1Cb
5
5 C
b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, the faster fall-times are allowed.
300
ns
Fall time for both SDA and SCL signals
tf
-
300
20 +
0.1Cb
300
ns
Bus free time between a STOP and START condition
tBUF
4.7
-
1.3
-
μs
Capacitive load for each bus line
Cb
-
400
-
400
pF
相關(guān)PDF資料
PDF描述
MC13226V SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99
MC13226VR2 SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99
MC13224V SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99
MC141556P1 UNIVERSAL SERIAL BUS CONTROLLER, PDIP28
MC141556P1 UNIVERSAL SERIAL BUS CONTROLLER, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC13224VR2 制造商:Freescale Semiconductor 功能描述:IC 32BIT MCU ARM7 26MHZ LGA-99
MC13224VR2-CUT TAPE 制造商:Freescale 功能描述:MC13224 Series 2.4 GHz PIP 250 KBps Surface Mount RF Transceiver - LGA-99
MC13226V 功能描述:射頻收發(fā)器 Kaibab PRO ROM SE 1.0 RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
MC13226VR2 功能描述:射頻收發(fā)器 Kaibab PRO ROM SE 1.0 RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
MC1322X 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advanced ZigBee?- Compliant Platform-in-Package (PiP) for the 2.4 GHz IEEE? 802.15.4 Standard