MOTOROLA
M68040 USER’S MANUAL
xvii
LIST OF ILLUSTRATIONS
Figure
Number
Page
Number
Title
1-1
1-2
Block Diagram ..............................................................................................
Programming Model .....................................................................................
1-4
1-7
2-1
2-2
2-3
2-4
2-5
Integer Unit Pipeline.....................................................................................
Write-Back Cycle Block Diagram .................................................................
Integer Unit User Programming Model.........................................................
Integer Unit Supervisor Programming Model...............................................
Status Register.............................................................................................
2-2
2-3
2-4
2-6
2-7
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14
3-15
3-16
3-17
3-18
3-19
3-20
3-21
3-22
3-23
Memory Management Unit...........................................................................
Memory Management Programming Model.................................................
URP and SRP Register Formats..................................................................
Translation Control Register Format ............................................................
Transparent Translation Register Format ....................................................
MMU Status Register Format.......................................................................
Translation Table Structure..........................................................................
Logical Address Format ...............................................................................
Detailed Flowchart of Table Search Operation ............................................
Detailed Flowchart of Descriptor Fetch Operation .......................................
Table Descriptor Formats.............................................................................
Page Descriptor Formats .............................................................................
Example Translation Table ..........................................................................
Translation Table Using Indirect Descriptors ...............................................
Translation Table Using Shared Tables.......................................................
Translation Table with Nonresident Tables..................................................
Translation Table Structure for Two Tasks ..................................................
Logical Address Map with Shared Supervisor and User Address Spaces 3-24
Translation Table Using S-Bit and W-Bit To Set Protection.........................
ATC Organization.........................................................................................
ATC Entry and Tag Fields............................................................................
Address Translation Flowchart.....................................................................
MMU Status Interpretation ...........................................................................
3-2
3-3
3-4
3-4
3-5
3-6
3-8
3-9
3-10
3-11
3-13
3-13
3-17
3-18
3-19
3-20
3-24
3-25
3-26
3-27
3-32
3-35
4-1
4-2
4-3
4-4
Overview of Internal Caches ........................................................................
Cache Line Formats.....................................................................................
Caching Operation .......................................................................................
Cache Control Register................................................................................
4-2
4-3
4-4
4-5