- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3978 > MC68EC060ZU66 (Freescale Semiconductor)IC MPU 68K 66MHZ 304-TBGA PDF資料下載
參數(shù)資料
| 型號： | MC68EC060ZU66 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 3/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 68K 66MHZ 304-TBGA |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 66MHz |
| 電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 304-LBGA |
| 供應(yīng)商設(shè)備封裝： | 304-TBGA（31x31） |
| 包裝： | 托盤 |
2
MC68060 PRODUCT INFORMATION
MOTOROLA
Leveraging many of the same performance enhancements used by RISC designs as well as providing
innovative architectural techniques, the MC68060 harnesses new levels of performance for the M68000 family.
Incorporating 2.5 million transistors on a single piece of silicon, the MC68060 employs a deep pipeline, dual
issue superscalar execution, a branch cache, a high-performance floating-point unit (MC68060 only), eight
Kbytes each of on-chip instruction and data caches, and dual on-chip demand paging MMUs (MC68060 and
MC68LC060 only). The MC68060 allows simultaneous execution of two integer instructions (or an integer and
a floating-point instruction) and one branch instruction during each clock.
The MC68060 features a full internal Harvard architecture. The instruction and data caches are designed to
support concurrent instruction fetch, operand read, and operand write references on every clock. Separate 8-
Kbyte instruction and 8-Kbyte data caches can be frozen to prevent allocation over time-critical code or data.
The independent nature of the caches allows instruction stream fetches, data-stream fetches, and external
accesses to occur simultaneously with instruction execution. The operand data cache is four-way banked to
permit simultaneous read and write access each clock.
A very high bandwidth internal memory system coupled with the compact nature of the M68000 family code
allows the MC68060 to achieve extremely high levels of performance, even when operating from low-cost
memory such as a 32-bit wide dynamic random access memory system.
Instructions are fetched from the internal cache or external memory by a four-stage instruction fetch pipeline.
The MC68060 variable-length instruction system is internally decoded into a fixed-length representation and
channeled into an instruction buffer. The instruction buffer acts as a FIFO which provides a decoupling
mechanism between the instruction fetch unit and the operand execution units. Fixed format instructions are
dispatched to dual four-stage pipelined RISC operand execution engines where they are then executed.
The branch cache also plays a major role in achieving the high performance levels of the MC68060. It has
been implemented such that most branches are executed in zero cycles. Using a technique known as branch
folding, the branch cache allows the instruction fetch pipeline to detect and change the instruction prefetch
stream before the change of flow affects the instruction execution engines, minimizing the need for pipeline
refill.
In addition to substantial cost and performance benefits, the MC68060 also offers advantages in power
consumption and power management. The MC68060 automatically minimizes power dissipation by using a
fully-static design, dynamic power management, and low-voltage operation. It automatically powers-down
internal functional blocks that are not needed on a clock-by-clock basis. Explicitly, the MC68060 power
consumption can be controlled from the operating system. Although the MC68060 operates at a lower
operating voltage, it directly interfaces to both 3-V and 5-V peripherals and logic.
Complete code compatibility with the M68000 family allows the designer to draw on existing code and past
experience to bring products to market quickly. There is also a broad base of established development tools,
including real-time kernels, operating systems, languages, and applications, to assist in product design. The
functionality provided by the MC68060 makes it the ideal choice for a range of high-performance embedded
applications and computing applications. With M68000 family code compatibility, the MC68060 provides a
range of upgrade opportunities to virtually any existing MC68040 application.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMC60DREI-S734 | CONN EDGECARD 120POS .100 EYELET |
| MC68EC060ZU50 | IC MPU 68K 50MHZ 304-TBGA |
| FMC60DRES-S93 | CONN EDGECARD 120POS .100 EYELET |
| MC68EC060RC75 | IC MPU 68K 75MHZ 206-PGA |
| IDT70T3589S133BFI8 | IC SRAM 2MBIT 133MHZ 208FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC060ZU75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302AG20BT | 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302AG25BT | 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302CAG20BT | 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。