參數(shù)資料
型號: MC68EC060ZU66
廠商: Freescale Semiconductor
文件頁數(shù): 8/10頁
文件大?。?/td> 0K
描述: IC MPU 68K 66MHZ 304-TBGA
標(biāo)準(zhǔn)包裝: 27
系列: M680x0
處理器類型: M680x0 32-位
速度: 66MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 304-LBGA
供應(yīng)商設(shè)備封裝: 304-TBGA(31x31)
包裝: 托盤
MOTOROLA
MC68060 PRODUCT INFORMATION
7
MEMORY MANAGEMENT UNITS
(MC68060 AND MC68LC060 ONLY)
The MC68060 contains independent instruction and data MMUs. Each MMU contains a cache memory called
the address translation cache (ATC). The full addressing range of the MC68060 is four Gbytes (4,294,967,296
bytes). Even though most MC68060 systems implement a much smaller physical memory, by using virtual
memory techniques, the system can appear to have a full four Gbytes of physical memory available to each
user program. Each MMU fully supports demand-paged virtual-memory operating systems with either 4- or 8-
Kbyte page sizes. Each MMU protects supervisor areas from accesses by user programs and provides write
protection on a page-by-page basis. For maximum efficiency, each MMU operates in parallel with other
processor activities. The MMUs can be disabled for emulator and debugging support.
The 64-entry, four-way, set-associative ATCs store recently used logical-to-physical address translation
information as page descriptors for instruction and data accesses. Each MMU initiates address translation by
searching for a descriptor containing the address translation information in the ATC. If the descriptor does not
reside in the ATC, the MMU performs external bus cycles through the bus controller to search the translation
tables in physical memory. After being located, the page descriptor is loaded into the ATC, and the address is
correctly translated for the access.
INSTRUCTION AND DATA CACHES
Studies have shown that typical programs spend much of their execution time in a few main routines or tight
loops. Earlier members of the M68000 family took advantage of this locality-of-reference phenomenon to
varying degrees. The MC68060 takes further advantage of cache technology with its two, independent, on-
chip physical caches, one for instructions and one for data. The caches reduce the processor's external bus
activity and increase CPU throughput by lowering the effective memory access time. For a typical system
design, the large caches of the MC68060 yield a very high hit rate, providing a substantial increase in system
performance.
The autonomous nature of the caches allows instruction-stream fetches, data-stream fetches, and external
accesses to occur simultaneously with instruction execution. For example, if the MC68060 requires both an
instruction access and an external peripheral access and if the instruction is resident in the on-chip cache, the
peripheral access proceeds unimpeded rather than being queued behind the instruction fetch. If a data
operand is also required and it is resident in the data cache, it can be accessed without hindering either the
instruction access or the external peripheral access. The parallelism inherent in the MC68060 also allows
multiple instructions that do not require any external accesses to execute concurrently while the processor is
performing an external access for a previous instruction.
Each MC68060 cache is eight Kbytes and is accessed by physical addresses. The data cache can be
configured as write-through or deferred copyback on a page basis. This choice allows for optimizing the
system design for high performance when deferred copyback is used.
Cachability of data in each memory page is controlled by two bits in the page descriptor. Cachable pages can
be either write-through or copyback, with no write-allocate for misses to write-through pages.
The MC68060 implements a four-entry write buffer that maximizes system performance by decoupling the
integer pipeline from the external system bus. When needed, the write buffer allows the pipeline to generate
writes every clock cycle, even if the system bus runs at a slower speed than the processor.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
FMC60DREI-S734 CONN EDGECARD 120POS .100 EYELET
MC68EC060ZU50 IC MPU 68K 50MHZ 304-TBGA
FMC60DRES-S93 CONN EDGECARD 120POS .100 EYELET
MC68EC060RC75 IC MPU 68K 75MHZ 206-PGA
IDT70T3589S133BFI8 IC SRAM 2MBIT 133MHZ 208FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EC060ZU75 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN302 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302AG20BT 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN302AG25BT 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN302CAG20BT 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324