• <dfn id="9l4ao"><dd id="9l4ao"></dd></dfn>
    <big id="9l4ao"><table id="9l4ao"></table></big>
  • 參數(shù)資料
    型號: MC68HC05C8AVP
    廠商: MOTOROLA INC
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40
    封裝: PLASTIC, DIP-40
    文件頁數(shù): 9/166頁
    文件大小: 1914K
    代理商: MC68HC05C8AVP
    Instruction Set
    Technical Data
    MC68HC05C8A MC68HCL05C8A MC68HSC05C8A — Rev. 5.0
    106
    Instruction Set
    MOTOROLA
    12.3.5 Indexed, No Offset
    Indexed instructions with no offset are 1-byte instructions that can
    access data with variable addresses within the first 256 memory
    locations. The index register contains the low byte of the effective
    address of the operand. The CPU automatically uses $00 as the high
    byte, so these instructions can address locations $0000–$00FF.
    Indexed, no offset instructions are often used to move a pointer through
    a table or to hold the address of a frequently used random-access
    memory (RAM) or input/output (I/O) location.
    12.3.6 Indexed, 8-Bit Offset
    Indexed, 8-bit offset instructions are 2-byte instructions that can access
    data with variable addresses within the first 511 memory locations. The
    CPU adds the unsigned byte in the index register to the unsigned byte
    following the opcode. The sum is the effective address of the operand.
    These instructions can access locations $0000–$01FE.
    Indexed 8-bit offset instructions are useful for selecting the kth element
    in an n-element table. The table can begin anywhere within the first 256
    memory locations and could extend as far as location 510 ($01FE). The
    k value is typically in the index register, and the address of the beginning
    of the table is in the byte following the opcode.
    12.3.7 Indexed, 16-Bit Offset
    Indexed, 16-bit offset instructions are 3-byte instructions that can access
    data with variable addresses at any location in memory. The CPU adds
    the unsigned byte in the index register to the two unsigned bytes
    following the opcode. The sum is the effective address of the operand.
    The first byte after the opcode is the high byte of the 16-bit offset; the
    second byte is the low byte of the offset.
    Indexed, 16-bit offset instructions are useful for selecting the kth element
    in an n-element table anywhere in memory.
    相關PDF資料
    PDF描述
    MC68HC05C8AFA 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP48
    MC68HC05C8AP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40
    MC68HC05C8AVFB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
    MC68HSC05C8AFB 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP44
    MC68HC05C8AVN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44
    相關代理商/技術參數(shù)
    參數(shù)描述
    MC68HC05C9 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:TECHNICAL DATA
    MC68HC05C9A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
    MC68HC05C9AB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
    MC68HC05C9AFB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
    MC68HC05C9AFN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers