- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05E5DW (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05E5DW |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 131/140頁 |
| 文件大?。?/td> | 847K |
| 代理商： | MC68HC05E5DW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當(dāng)前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
NON-DISCLOSURE
AGREEMENT
REQUIRED
Motorola Bus (M Bus) Interface
General Release Specification
MC68HC05E5 — Rev. 1.0
90
Motorola Bus (M Bus) Interface
MOTOROLA
11.8.5 Generation of a Repeated Start Signal
If at the end of data transfer the master still wants to communicate on the
bus, it can generate another start signal followed by another slave
address without first generating a stop signal. A program example is
shown here.
RESTART
BCLR
5,MCR
; ANOTHER START (RESTART) IS
BSET
5,MCR
; GENERATED BY THESE TWO
; CONSEQUENCE INSTRUCTION
LDA
#CALLING
; GET THE CALLING ADDRESS
STA
MDR
; TRANSMIT THE CALLING
; ADDRESS
11.8.6 Slave Mode
In the slave service routine, the master addressed as slave bit (MAAS)
should be tested to see if a calling of its own address has just been
received. If MAAS is set, software should set the transmit/receive mode
select bit (MTX bit of MCR) according to the R/W command bit (SRW).
Writing to the MCR clears the MAAS automatically. A data transfer may
then be initiated by writing information to MDR or dummy reading from
MDR.
In the slave transmitter routine, the received acknowledge bit (RXAK)
must be tested before transmitting the next byte of data. If RXAK is set,
indicating an end of the data signal from the master receiver, then RXAK
must switch from transmitter mode to receiver mode by software. A
dummy read must follow to release the SCL line so that the master can
generate a stop signal.
11.8.7 Arbitration Lost
If more than one master wants to engage the bus simultaneously, only
one master wins and the others lose arbitration. The arbitration loss
devices immediately switch to slave receive mode by hardware. Their
data output to the SDA line is stopped, but the internal transmitting clock
still runs until the end of the current byte transmission. An interrupt
occurs when this dummy byte transmission is accomplished with
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05J1ACP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HSC05J1ADW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J1AP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HCL05J1ADW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J3CP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05E5P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E6 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05E6CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05E6CFB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05E6DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。