- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369902 > MC68HC05J1 (Motorola, Inc.) HCMOS MICROCONTROLLER UNIT PDF資料下載
參數(shù)資料
| 型號： | MC68HC05J1 |
| 廠商： | Motorola, Inc. |
| 英文描述： | HCMOS MICROCONTROLLER UNIT |
| 中文描述： | HCMOS微控制器 |
| 文件頁數(shù)： | 26/82頁 |
| 文件大小： | 327K |
| 代理商： | MC68HC05J1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MOTOROLA
4-4
CENTRAL PROCESSOR UNIT
MC68HC705J2
Rev. 2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
4.1.5.4 Zero Flag
The CPU sets the zero flag when an arithmetic operation, logical operation, or data
manipulation produces a $00.
4.1.5.5 Carry/Borrow Flag
The CPU sets the carry/borrow flag when an addition operation produces a carry
out of bit 7 of the accumulator. Some logical operations and data manipulation
instructions also clear or set the carry/borrow flag.
4.2 Arithmetic/Logic Unit (ALU)
The ALU performs the arithmetic and logical operations defined by the instruction
set.
The binary arithmetic circuits decode instructions and set up the ALU for the
selected operation. Most binary arithmetic is based on the addition algorithm,
carrying out subtraction as negative addition. Multiplication is not performed as a
discrete operation but as a chain of addition and shift operations within the ALU.
The multiply instruction (MUL) requires 11 internal processor cycles to complete
this chain of operations.
4.3 Low-Power Modes
The following paragraphs describe the STOP and WAIT modes. (Refer also to
6.2
Data Retention Mode
.)
4.3.1 STOP Mode
The STOP instruction puts the MCU in its lowest power-consumption mode. In
STOP mode, the following events occur:
The CPU clears TOF and RTIF, the timer interrupt flags in the timer control
and status register, removing any pending timer interrupts.
The CPU clears TOIE and RTIE, the timer interrupt enable bits in the timer
control and status register, disabling further timer interrupts.
The CPU clears the divide-by-four timer prescaler.
The CPU clears the interrupt mask in the condition code register, enabling
external interrupts.
The internal oscillator stops, halting all internal processing, including
operation of the timer and the COP timer.
The STOP instruction does not affect any other registers or any I/O lines.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05P8EVS | HCMOS MICROCONTROLLER UNIT |
| MC68HC705J2 | HCMOS MICROCONTROLLER UNIT |
| MC68HC705J2CP | HCMOS MICROCONTROLLER UNIT |
| MC68HC705J2DW | HCMOS MICROCONTROLLER UNIT |
| MC68HC705J2P | HCMOS MICROCONTROLLER UNIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1AP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復。