- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45221 > MC68HC05K3CSD (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05K3CSD |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| 封裝： | SSOP-16 |
| 文件頁數(shù)： | 128/132頁 |
| 文件大?。?/td> | 2612K |
| 代理商： | MC68HC05K3CSD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁當(dāng)前第128頁第129頁第130頁第131頁第132頁
Personality EEPROM (PEEPROM)
Serial Data Readout Sequence
MC68HC05K3 — Rev. 5
Technical Data
Personality EEPROM (PEEPROM)
9.8 Serial Data Readout Sequence
The read sequence of the internal personality EEPROM always begins
at bit address 00 of the 128-bit array. The signal timing on the IRQ and
PB0 pins is shown in Figure 9-7. The personality EEPROM can be
serially read out by using this sequence:
1. Follow the serial programming mode entry routine as specified in
2. Keep the DATA signal at 0 Vdc.
3. Clock the SEL/CLK signal line to 0 Vdc and back to VSELCKH (first
select bit).
4. Clock the SEL/CLK signal line to 0 Vdc and back to VSELCKH
(second select bit).
5. Raise the DATA signal line to VDDS.
6. Clock the SEL/CLK signal line to 0 Vdc and back to VSELCKH (third
select bit).
7. The device is now ready to transmit the data that has been
programmed or erased into the 128 bits of the personality
EEPROM. During the next 128 clocks of the SEL/CLK signal line,
the stored data for each bit (starting with location $00) is presented
on the DATA signal line prior to the falling edge of the SEL/CLK
signal line to 0 Vdc. The data is valid within tDRV internal cycles
after the rising edge of SEL/CLK and is valid when the SEL/CLK
signal line falls for a time, tHIZ.
8. On the 128th data bit, rather than drive the SEL/CLK signal low to
complete the read sequence, drive the RESET pin to 0 V. This
must be done to prevent the part from entering an unknown state.
If all 128 bits do not need to be verified, the RESET pin may be
driven to 0 V after the last bit has been verified.
9. While RESET is held low, the pins can be conditioned for the next
sequence.
This completes the serial data readout sequence, and the device can
now be completely erased by going to the bulk erase sequence if the
verification sequence fails to read the desired data.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
ARCHIVED
BY
FREESCALE
SEMICONDUCT
OR,
INC.
2006
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05K3P | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 |
| MC68HC05K3CSDR2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05K3CDWR2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC05K3DWR2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC05L25PB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05K3DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05K3P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05L10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit |
| MC68HC05L16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L16CFU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。