參數(shù)資料
型號： MC68HC05K3CSD
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
封裝： SSOP-16
文件頁數(shù)： 85/132頁
文件大?。?/td> 2612K
代理商： MC68HC05K3CSD
Technical Data
MC68HC05K3 — Rev. 5
Operational Modes
Operational Modes
6.3.2 Halt Mode
Execution of the STOP instruction with a mask option to disable the stop
mode places the MCU in a low-power halt mode, which consumes more
power than stop mode. In halt mode, the internal processor clock is
halted, suspending all processor and internal bus activity. Internal timer
clocks remain active, permitting interrupts to be generated from the timer
or a reset to be generated from the COP watchdog timer. Execution of
the STOP instruction in the halt mode automatically clears the I bit in the
condition code register and sets the IRQE enable bit in the IRQ
status/control register so that the IRQ external interrupt is enabled. All
other registers, memory, and input/output lines remain in their previous
states.
If timer interrupts are enabled, a timer interrupt causes the processor to
exit halt mode and resume normal operation. Halt mode also can be
exited when an external IRQ or external RESET occurs. When exiting
halt mode, the internal processor clock resumes after a variable delay.
Depending on the mask option state, the maximum oscillator
stabilization delay is 16 or 4064 cycles of the internal processor clock.
Using the mask option to disable the STOP instruction prevents the
STOP instruction from halting the oscillator or affecting the COP
watchdog timer similar to wait mode. However, the recovery method
introduces some startup delay in the processor clock.
NOTE:
Halt mode is not intended for normal use, but is provided to keep the
COP watchdog timer active if the STOP instruction opcode is executed
inadvertently.
6.3.3 Wait Mode
The WAIT instruction places the MCU in a low-power wait mode, which
consumes more power than stop mode. In wait mode, the internal
processor clock is halted, suspending all processor and internal bus
activity. Internal timer clocks remain active, permitting interrupts to be
generated from the timer or a reset to be generated from the COP
watchdog timer. Execution of the WAIT instruction automatically clears
the I bit in the condition code register and sets the IRQE enable bit in the
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
ARCHIVED
BY
FREESCALE
SEMICONDUCT
OR,
INC.
2006
相關(guān)PDF資料
PDF描述
MC68HC05K3P 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16
MC68HC05K3CSDR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO20
MC68HC05K3CDWR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC05K3DWR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC05L25PB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05K3DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05K3P 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05L10 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit
MC68HC05L16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05L16CFU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*