- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05K3P (MOTOROLA INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05K3P |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁(yè)數(shù)： | 35/69頁(yè) |
| 文件大?。?/td> | 1383K |
| 代理商： | MC68HC05K3P |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
Technical Data
MC68HC05K3 — Rev. 5
40
Interrupts
MOTOROLA
Interrupts
4.3 Central Processor Unit (CPU) Interrupt Processing
Interrupts cause the processor to save register contents on the stack
and to set the interrupt mask (I bit) to prevent additional interrupts. Unlike
RESET, hardware interrupts do not cause the current instruction
execution to be halted, but are considered pending until the current
instruction is complete.
If interrupts are not masked (I bit in the CCR is clear) and the
corresponding interrupt enable bit is set, the processor proceeds with
interrupt processing. Otherwise, the next instruction is fetched and
executed. If an interrupt occurs, the processor completes the current
instruction, stacks the current CPU register states, sets the I bit to inhibit
further interrupts, and finally checks the pending hardware interrupts. If
more than one interrupt is pending following the stacking operation, the
interrupt with the highest vector location, shown in Table 4-1, is serviced
first. The software interrupt (SWI) is executed the same as any other
instruction, regardless of the I-bit state.
When an interrupt is to be processed, the CPU fetches the address of
the appropriate interrupt software service routine from the vector table at
locations $03F8–$03FF as defined in Table 4-1.
Table 4-1. Vector Addresses for Interrupts and Reset
Register
Flag Name
Interrupts
CPU
Interrupts
Vector
Addresses
N/A
Reset
RESET
$03FE–$03FF
N/A
Software
SWI
$03FC–$03FD
ISCR
IRQF
External interrupt
IRQ
$03FA–$03FB
TSCR
TOF
Timer overflow
TIMER
$03F8–$03F9
TSCR
RTIF
Real-time interrupt
TIMER
$03F8–$03F9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05L25PB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52 |
| MC68HC05LJ5P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16 |
| MC68HC05M4CFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05M4MFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05P1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05L10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit |
| MC68HC05L16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L16CFU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L16FU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。